

**15-213**  
*"The course that gives CMU its Zip!"*

**P6 / Linux Memory System**  
**October 23, 2003**

**Topics**

- P6 address translation
- Linux memory management
- Linux page fault handling
- Memory mapping

class18.ppt

**Intel P6**  
*(Bob Colwell's Chip, CMU Alumni)*

**Internal Designation for Successor to Pentium**

- Which had internal designation P5

**Fundamentally Different from Pentium**

- Out-of-order, superscalar operation
- Designed to handle server applications
  - Requires high performance memory system

**Resulting Processors**

- PentiumPro (1996)
- Pentium II (1997)
  - Incorporated MMX instructions
    - » special instructions for parallel processing
  - L2 cache on same chip
- Pentium III (1999)
  - Incorporated Streaming SIMD Extensions
    - » More instructions for parallel processing

- 2 - 15-213, F'03

**P6 Memory System**

The diagram illustrates the P6 memory system architecture. At the top, DRAM is connected to the processor package via an external system bus (e.g., PCI). Inside the processor package, a cache bus connects the L2 cache to a bus interface unit. The bus interface unit is connected to the L1 i-cache and L1 d-cache. It also interfaces with the instruction TLB (inst TLB) and data TLB (data TLB). The instruction fetch unit is connected to the L1 i-cache.

- 32 bit address space
- 4 KB page size
- L1, L2, and TLBs
  - 4-way set associative
- inst TLB
  - 32 entries
  - 8 sets
- data TLB
  - 64 entries
  - 16 sets
- L1 i-cache and d-cache
  - 16 KB
  - 32 B line size
  - 128 sets
- L2 cache
  - unified
  - 128 KB – 2 MB



- 3 - 15-213, F'03

**Review of Abbreviations**

**Symbols:**

- Components of the virtual address (VA)
  - TLBI: TLB index
  - TLBT: TLB tag
  - VPO: virtual page offset
  - VPN: virtual page number
- Components of the physical address (PA)
  - PPO: physical page offset (same as VPO)
  - PPN: physical page number
  - CO: byte offset within cache line
  - CI: cache index
  - CT: cache tag

- 4 - 15-213, F'03



### P6 2-level Page Table Structure

**Page directory**

- 1024 4-byte page directory entries (PDEs) that point to page tables
- one page directory per process.
- page directory must be in memory when its process is running
- always pointed to by PDBR

**Page tables:**

- 1024 4-byte page table entries (PTEs) that point to pages.
- page tables can be paged in and out.

The diagram shows a page directory containing 1024 PDEs. Each PDE points to a page table containing 1024 PTEs. The total number of page tables is up to 1024.

Page numbers: - 7 - and 15-213, F'03

### P6 Page Directory Entry (PDE)

The diagram shows the bit field structure of a P6 Page Directory Entry (PDE). The entry is 32 bits long, with the following fields:

- 31: 20 bits for Page table physical base addr
- 12-11: Avail
- 9: G
- 8: PS
- 7: A
- 6: CD
- 5: WT
- 4: U/S
- 3: R/W
- 2: P=1
- 1: 0
- 0: 0

**Page table physical base address:** 20 most significant bits of physical page table address (forces page tables to be 4KB aligned)

**Avail:** These bits available for system programmers

**G:** global page (don't evict from TLB on task switch)

**PS:** page size 4K (0) or 4M (1)

**A:** accessed (set by MMU on reads and writes, cleared by software)

**CD:** cache disabled (1) or enabled (0)

**WT:** write-through or write-back cache policy for this page table

**U/S:** user or supervisor mode access

**R/W:** read-only or read-write access

**P:** page table is present in memory (1) or not (0)

Additional bit field at the bottom:

- 31: 1 bit for Available for OS (page table location in secondary storage)
- 0: P=0

Page numbers: - 8 - and 15-213, F'03

## P6 Page Table Entry (PTE)

31	12	11	9	8	7	6	5	4	3	2	1	0							
Page physical base address										Avail	G	0	D	A	CD	WT	U/S	R/W	P=1


- Page base address:** 20 most significant bits of physical page address (forces pages to be 4 KB aligned)
- Avail:** available for system programmers
- G:** global page (don't evict from TLB on task switch)
- D:** dirty (set by MMU on writes)
- A:** accessed (set by MMU on reads and writes)
- CD:** cache disabled or enabled
- WT:** write-through or write-back cache policy for this page
- U/S:** user/supervisor
- R/W:** read/write
- P:** page is present in physical memory (1) or not (0)

31	Available for OS (page location in secondary storage)																	1	0
																			P=0

- 9 -

15-213, F03

## How P6 Page Tables Map Virtual Addresses to Physical Ones



- 10 -

15-213, F03

## 4Mbyte PDE's

### Page-Directory Entry (4-MByte Page)


31	22	21	13	12	11	9	8	7	6	5	4	3	2	1	0						
Page Base Address										Reserved											
										P	A	T	Avail.	G	D	A	CD	WT	U/S	R/W	P

- Page Table Attribute Index \_\_\_\_\_
- Available for system programmer's use \_\_\_\_\_
- Global page \_\_\_\_\_
- Page size (1 indicates 4 MBytes) \_\_\_\_\_
- Dirty \_\_\_\_\_
- Accessed \_\_\_\_\_
- Cache disabled \_\_\_\_\_
- Write-through \_\_\_\_\_
- User/Supervisor \_\_\_\_\_
- Read/Write \_\_\_\_\_
- Present \_\_\_\_\_

- 11 -

15-213, F03


## Support for 4Mbyte Pages



- 12 -


15-213, F03

## Representation of VM Address Space




- 13 -

## P6 TLB Translation



## P6 TLB


TLB entry (not all documented, so this is speculative):



- V:** indicates a valid (1) or invalid (0) TLB entry
- PD:** is this entry a PDE (1) or a PTE (0)?
- tag:** disambiguates entries cached in the same set
- PDE/PTE:** page directory or page table entry

● **Structure of the data TLB:**


- 16 sets, 4 entries/set



- 15 -





15-213, F03

## Translating with the P6 TLB




- 16 -


15-213, F03




### Translating with the P6 Page Tables (case 0/1)




### Translating with the P6 Page Tables (case 0/0)




### Translating with the P6 Page Tables (case 0/0, cont)



### P6 L1 Cache Access



## L1 Cache Access



Partition physical address into CO, CI, and CT.

Use CT to determine if line containing word at address PA is cached in set CI.


If no: check L2.

If yes: extract word at byte offset CO and return to processor.

- 25 -

15-213, F03

## Speeding Up L1 Access



### Observation


- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Then check with CT from physical address
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible

- 26 -

15-213, F03

## Pentium 4 Xeon Changes


Pentium 4 Xeon / Pentium 4 Xeon MP



- 27 -

15-213, F03


## Linux Organizes VM as Collection of "Areas"



- 28 -

15-213, F03

## Linux Page Fault Handling



### Is the VA legal?

- i.e. is it in an area defined by a `vm_area_struct`?
- if not then signal segmentation violation (e.g. (1))

### Is the operation legal?

- i.e., can the process read/write this area?
- if not then signal protection violation (e.g., (2))

### If OK, handle fault

- e.g., (3)

- 29 -

15-213, F03

## Memory Mapping

### Creation of new VM area done via "memory mapping"

- create new `vm_area_struct` and page tables for area
- area can be backed by (i.e., get its initial values from) :
  - regular file on disk (e.g., an executable object file)
    - » initial page bytes come from a section of a file
  - nothing (e.g., bss)
    - » initial page bytes are zeros
- dirty pages are swapped back and forth between a special swap file.

### Key point: no virtual pages are copied into physical memory until they are referenced!

- known as "demand paging"
- crucial for time and space efficiency

- 30 -

15-213, F03

## User-Level Memory Mapping

```
void *mmap(void *start, int len,
           int prot, int flags, int fd, int offset)
```

- map `len` bytes starting at offset `offset` of the file specified by file description `fd`, preferably at address `start` (usually 0 for don't care).
  - `prot`: `MAP_READ`, `MAP_WRITE`
  - `flags`: `MAP_PRIVATE`, `MAP_SHARED`
- return a pointer to the mapped area.
- Example: fast file copy
  - useful for applications like Web servers that need to quickly copy files.
  - `mmap` allows file transfers without copying into user space.

- 31 -

15-213, F03

## mmap() Example: Fast File Copy

```
#include <unistd.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>

/*
 * mmap.c - a program that uses mmap
 * to copy itself to stdout
 */
```

```
int main() {
    struct stat stat;
    int i, fd, size;
    char *bufp;

    /* open the file & get its size*/
    fd = open("./mmap.c", O_RDONLY);
    fstat(fd, &stat);
    size = stat.st_size;
    /* map the file to a new VM area */
    bufp = mmap(0, size, PROT_READ,
               MAP_PRIVATE, fd, 0);


    /* write the VM area to stdout */
    write(1, bufp, size);
}
```

- 32 -

15-213, F03



## Exec() Revisited



To run a new program `p` in the current process using `exec()`:

- free `vm_area_struct`'s and page tables for old areas.
- create new `vm_area_struct`'s and page tables for new areas.
  - stack, bss, data, text, shared libs.
  - text and data backed by ELF executable object file.
  - bss and stack initialized to zero.
- set PC to entry point in `.text`
  - Linux will swap in code and data pages as needed.

15-213, F'03

## Fork() Revisited

To create a new process using `fork()`:

- make copies of the old process's `mm_struct`, `vm_area_struct`'s, and page tables.
  - at this point the two processes are sharing all of their pages.
  - How to get separate spaces without copying all the virtual pages from one space to another?
    - » "copy on write" technique.
- copy-on-write
  - make pages of writeable areas read-only
  - flag `vm_area_struct`'s for these areas as private "copy-on-write".
  - writes by either process to these pages will cause page faults.
    - » fault handler recognizes copy-on-write, makes a copy of the page, and restores write permissions.
- Net result:
  - copies are deferred until absolutely necessary (i.e., when one of the processes tries to modify a shared page).

- 34 -

15-213, F'03

## Memory System Summary

### Cache Memory

- Purely a speed-up technique
- Behavior invisible to application programmer and OS
- Implemented totally in hardware

### Virtual Memory

- Supports many OS-related functions
  - Process creation
    - » Initial
    - » Forking children
  - Task switching
  - Protection
- Combination of hardware & software implementation
  - Software management of tables, allocations
  - Hardware access of tables
  - Hardware caching of table entries (TLB)

- 35 -

15-213, F'03