

**15-213**  
*"The course that gives CMU its Zip!"*

## Code Optimization September 21, 2007

### Topics

- Machine-Independent Optimizations
  - Basic optimizations
  - Optimization blockers
- Machine Dependent Optimizations
  - Branches and Branch Prediction
  - Understanding Processor Operations

class08.ppt

## Harsh Reality

*There's more to performance than asymptotic complexity*

### Constant factors matter too!

- Easily see 10:1 performance range depending on how code is written
- Must optimize at multiple levels:
  - algorithm, data representations, procedures, and loops

### Must understand system to optimize performance

- How programs are compiled and executed
- How to measure program performance and identify bottlenecks
- How to improve performance without destroying code modularity and generality

- 2 -

15-213, F'07

## Optimizing Compilers

Provide efficient mapping of program to machine

- register allocation
- code selection and ordering (scheduling)
- dead code elimination
- eliminating minor inefficiencies

Don't (usually) improve asymptotic efficiency

- up to programmer to select best overall algorithm
- big-O savings are (often) more important than constant factors
  - but constant factors also matter

Have difficulty overcoming "optimization blockers"

- potential memory aliasing
- potential procedure side-effects

- 3 -

15-213, F'07

## Limitations of Optimizing Compilers

Operate under fundamental constraint

- Must not cause any change in program behavior under any possible condition
- Often prevents it from making optimizations when would only affect behavior under pathological conditions.

Behavior that may be obvious to the programmer can be obfuscated by languages and coding styles

- e.g., Data ranges may be more limited than variable types suggest

Most analysis is performed only within procedures

- Whole-program analysis is too expensive in most cases

Most analysis is based only on static information

- Compiler has difficulty anticipating run-time inputs

When in doubt, the compiler must be conservative

- 4 -

15-213, F'07

## Machine-Independent Optimizations

Optimizations that are generally useful regardless of the processor

- Usually they reduce the amount of work in the program

### Example: Loop-Invariant Code Motion

- Move redundant code out of loop body

```
void set_row(double *a, double *b,
            long i, long n)
{
    long j;
    for (j = 0; j < n; j++)
        a[n*i+j] = b[j];
}
```

```
long j;
int ni = n*i;
for (j = 0; j < n; j++)
    a[ni+j] = b[j];
```

- 5 -

15-213, F'07

## Compiler-Generated Code Motion

```
void set_row(double *a, double *b,
            long i, long n)
{
    long j;
    for (j = 0; j < n; j++)
        a[n*i+j] = b[j];
}
```

```
long j;
long ni = n*i;
double *rowp = a+ni;
for (j = 0; j < n; j++)
    *rowp++ = b[j];
```

```
set_row:
    xorl    %r8d, %r8d      # j = 0
    cmpq    %rcx, %r8
    jge     .L7               # if >= goto done
    movq    %rcx, %rax
    imulq   %rdx, %rax
    leaq    (%rdi,%rax,8), %rdx # rowp = A + n*i*8
    .L5:
    movq    (%rsi,%r8,8), %rax # t = b[j]
    incq    %r8
    movq    %rax, (%rdx)      # *rowp = t
    addq    $8, %rdx
    cmpq    %rcx, %r8
    jl     .L5               # j < n
    .L7:
    rep ; ret               # done: return
```

- 6 -

## Reduction in Strength

- Replace costly operation with simpler one
- Shift, add instead of multiply or divide
  - Utility machine dependent
  - Depends on cost of multiply or divide instruction
  - On Pentium IV, integer multiply requires 10 CPU cycles
- Recognize sequence of products

```
for (i = 0; i < n; i++)
    for (j = 0; j < n; j++)
        a[n*i + j] = b[j];
```

```
int ni = 0;
for (i = 0; i < n; i++) {
    for (j = 0; j < n; j++)
        a[ni + j] = b[j];
    ni += n;
}
```

- 7 -

15-213, F'07

## Share Common Subexpressions

- Reuse portions of expressions
- Compilers often not very sophisticated in exploiting arithmetic properties

```
/* Sum neighbors of i,j */
up = val[(i-1)*n + j];
down = val[(i+1)*n + j];
left = val[i*n + j-1];
right = val[i*n + j+1];
sum = up + down + left + right;
```

3 multiplications:  $i^n, (i-1)^n, (i+1)^n$

```
leaq  1(%rsi), %rax # i+1
leaq  -1(%rsi), %r8 # i-1
imulq %rcx, %rsi # i-1
imulq %rcx, %rax # (i+1)^n
imulq %rcx, %r8 # (i-1)^n
addq  %rdx, %rsi # i*n+j
addq  %rdx, %rax # (i+1)*n+j
addq  %rdx, %r8 # (i-1)*n+j
```

```
int inj = i*n + j;
up = val[inj - n];
down = val[inj + n];
left = val[inj - 1];
right = val[inj + 1];
sum = up + down + left + right;
```

1 multiplication:  $i^n$

```
imulq %rcx, %rsi # i*n
addq  %rdx, %rsi # i*n+j
movq  %rsi, %rax # i*n+j
subq  %rcx, %rax # i*n-j-n
leaq  (%rsi,%rcx), %rcx # i*n+j+n
```

- 8 -

15-213, F'07

## Optimization Blocker #1: Procedure Calls

### Procedure to Convert String to Lower Case

```
void lower(char *s)
{
    int i;
    for (i = 0; i < strlen(s); i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
            s[i] -= ('A' - 'a');
}
```


■ Extracted from 213 lab submissions, Fall, 1998

- 9 -

15-213, F'07

## Lower Case Conversion Performance

- Time quadruples when double string length
- Quadratic performance



- 10 -

15-213, F'07

## Loop Represented in Goto Form

```
void lower(char *s)
{
    int i;
    for (i = 0; i < strlen(s); i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
            s[i] -= ('A' - 'a');

}

void lower_goto(char *s)
{
    int i = 0;
    if (i >= strlen(s))
        goto done;
loop:
    if (s[i] >= 'A' && s[i] <= 'Z')
        s[i] -= ('A' - 'a');
    i++;
    if (i < strlen(s))
        goto loop;
done:
}
```

■ `strlen` executed every iteration

- 11 -

15-213, F'07

## Calling Strlen

```
/* My version of strlen */
size_t strlen(const char *s)
{
    size_t length = 0;
    while (*s != '\0') {
        s++;
        length++;
    }
    return length;
}
```

### Strlen performance

- Only way to determine length of string is to scan its entire length, looking for null character.

### Overall performance, string of length N

- N calls to `strlen`
- Require times N, N-1, N-2, ..., 1
- Overall O(N<sup>2</sup>) performance

- 12 -

15-213, F'07

## Improving Performance

```
void lower(char *s)
{
    int i;
    int len = strlen(s);
    for (i = 0; i < len; i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
            s[i] -= ('A' - 'a');
}
```


- Move call to `strlen` outside of loop
- Since result does not change from one iteration to another
- Form of code motion

- 13 -

15-213, F'07

## Lower Case Conversion Performance

- Time doubles when double string length
- Linear performance of `lower2` (improved version)



15-213, F'07

## Optimization Blocker: Procedure Calls

Why couldn't compiler move `strlen` out of inner loop?

- Procedure may have side effects
  - Alters global state each time called
- Function may not return same value for given arguments
  - Depends on other parts of global state
  - Procedure `lower` could interact with `strlen`

### Warning:

- Compiler generally treats procedure call as a black box
- Weak optimizations near them

### Remedies:

- Use of inline functions
- Do your own code motion

```
int lencnt = 0;
size_t strlen(const char *s)
{
    size_t length = 0;
    while (*s != '\0') {
        s++; length++;
    }
    lencnt += length;
    return length;
}
```

- 15 -

## Memory Matters

```
/* Sum rows is of n x n matrix a
   and store in vector b */
void sum_rows1(double *a, double *b, long n) {
    long i, j;
    for (i = 0; i < n; i++) {
        b[i] = 0;
        for (j = 0; j < n; j++)
            b[i] += a[i*n + j];
    }
}
```

```
# sum_rows1 inner loop
.L53:
    addsd (%rcx), %xmm0          # FP add
    addq  $8, %rcx
    decq   %rax
    movsd %xmm0, (%rsi,%r8,8)    # FP store
    jne   .L53
```

- Code updates `b[i]` on every iteration
- Why couldn't compiler optimize this away?

- 16 -

15-213, F'07

## Memory Aliasing

```
/* Sum rows is of n X n matrix a  
and store in vector b */  
void sum_rows1(double *a, double *b, long n) {  
    long i, j;  
    for (i = 0; i < n; i++) {  
        b[i] = 0;  
        for (j = 0; j < n; j++)  
            b[i] += a[i*n + j];  
    }  
}
```

```
double A[9] =  
{ 0, 1, 2,  
 4, 8, 16,  
 32, 64, 128};  
  
double B[3] = A+3;  
  
sum_rows1(A, B, 3);
```

Value of B:

init: [4, 8, 16]
i = 0: [3, 8, 16]
i = 1: [3, 22, 16]
i = 2: [3, 22, 224]

- Code updates `b[i]` on every iteration
- Must consider possibility that these updates will affect program behavior

- 17 -

15-213, F'07

## Removing Aliasing

```
/* Sum rows is of n X n matrix a  
and store in vector b */  
void sum_rows2(double *a, double *b, long n) {  
    long i, j;  
    for (i = 0; i < n; i++) {  
        double val = 0;  
        for (j = 0; j < n; j++)  
            val += a[i*n + j];  
        b[i] = val;  
    }  
}
```

```
# sum_rows2 inner loop  
.L66:  
    addsd (%rcx), %xmm0    # FP Add  
    addq $8, %rcx  
    decq %rax  
    jne .L66
```

- No need to store intermediate results

- 18 -

15-213, F'07

## Unaliased Version

```
/* Sum rows is of n X n matrix a  
and store in vector b */  
void sum_rows2(double *a, double *b, long n) {  
    long i, j;  
    for (i = 0; i < n; i++) {  
        double val = 0;  
        for (j = 0; j < n; j++)  
            val += a[i*n + j];  
        b[i] = val;  
    }  
}
```

```
double A[9] =  
{ 0, 1, 2,  
 4, 8, 16,  
 32, 64, 128};  
  
double B[3] = A+3;  
  
sum_rows1(A, B, 3);
```

Value of B:

init: [4, 8, 16]
i = 0: [3, 8, 16]
i = 1: [3, 27, 16]
i = 2: [3, 27, 224]

- Aliasing still creates interference

- 19 -

15-213, F'07

## Optimization Blocker: Memory Aliasing

### Aliasing

- Two different memory references specify single location
- Easy to happen in C (or any language that supports pointers)
  - Especially since allowed to do address arithmetic in C
  - Direct access to storage structures
- Get in habit of introducing local variables
  - Accumulating within loops
  - Your way of telling compiler not to check for aliasing
- However, exercise caution: going too far will defeat sophisticated compiler analysis of arrays for improving cache performance

- 20 -

15-213, F'07

## Machine-Independent Opt. Summary

### Code Motion

- Compilers are good at this for simple loop/array structures
- Don't do well in the presence of procedure calls and memory aliasing

### Reduction in Strength

- Shift, add instead of multiply or divide
  - *Compilers are (generally) good at this*
  - *Exact trade-offs machine-dependent*
- Keep data in registers (local variables) rather than memory
  - *Compilers are not good at this, since concerned with aliasing*
  - *Compilers do know how to allocate registers (no need for register declaration)*

### Share Common Subexpressions

- Compilers have limited algebraic reasoning capabilities

- 21 -

15-213, F'07

## Machine-Dependent Optimizations


### Tune Code For Machine

- Avoid unpredictable branches
- Exploit instruction-level parallelism
- Make code cache friendly
  - Covered later in course

- 22 -

15-213, F'07

## Modern CPU Design



- 23 -

15-213, F'07

## CPU Capabilities of Pentium IV

### Multiple Instructions Can Execute in Parallel

- 1 load, with address computation
- 1 store, with address computation
- 2 simple integer (one may be branch)
- 1 complex integer (multiply/divide)
- 1 FP/SSE3 unit
- 1 FP move (does all conversions)


### Some Instructions Take > 1 Cycle, but Can be Pipelined

	Latency	Cycles/Issue
▪ Instruction	5	1
▪ Load / Store	10	1
▪ Integer Multiply	36/106	36/106
▪ Integer/Long Divide	7	2
▪ Single/Double FP Multiply	5	2
▪ Single/Double FP Add	32/46	32/46
▪ Single/Double FP Divide	32/46	32/46

- 24 -

15-213, F'07

## Instruction Control



### Grabs Instruction Bytes From Memory

- Based on current PC + predicted targets for predicted branches
- Hardware dynamically guesses whether branches taken/not taken and (possibly) branch target

### Translates Instructions Into *Micro-Operations* (for CISC style CPUs)

- Primitive steps required to perform instruction
- Typical instruction requires 1-3 micro-operations

### Converts Register References Into Tags

- Abstract identifier linking destination of one operation with sources of later operations

- 25 -

15-213, F'07

## What About Branches?

### Challenge

- Instruction Control Unit must work well ahead of Exec. Unit
  - To generate enough operations to keep EU busy

80489f3: movl \$0x1,%ecx	Executing
80489f8: xorl %edx,%edx	
80489fa: cmpl %esi,%edx	
80489fc: jnl 8048a25	
80489fe: movl %esi,%esi	
8048a00: imull (%eax,%edx,4),%ecx	Fetching & Decoding

- When encounters conditional branch, cannot reliably determine where to continue fetching

- 26 -

15-213, F'07

## Branch Outcomes

- When encounter conditional branch, cannot determine where to continue fetching
  - Branch Taken: Transfer control to branch target
  - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit

80489f3: movl \$0x1,%ecx	Branch Not-Taken
80489f8: xorl %edx,%edx	
80489fa: cmpl %esi,%edx	
80489fc: jnl 8048a25	
80489fe: movl %esi,%esi	
8048a00: imull (%eax,%edx,4),%ecx	Branch Taken

8048a25: cmpl %edi,%edx	Predict Taken
8048a27: jl 8048a20	
8048a29: movl 0xc(%ebp),%eax	
8048a2c: leal 0xffffffe8(%ebp),%esp	
8048a2f: movl %ecx,(%eax)	

- 27 -

15-213, F'07

## Branch Prediction

### Idea

- Guess which way branch will go
- Begin executing instructions at predicted position
  - But don't actually modify register or memory data

80489f3: movl \$0x1,%ecx
80489f8: xorl %edx,%edx
80489fa: cmpl %esi,%edx
80489fc: jnl 8048a25
. . .

8048a25: cmpl %edi,%edx	Begin Execution
8048a27: jl 8048a20	
8048a29: movl 0xc(%ebp),%eax	
8048a2c: leal 0xffffffe8(%ebp),%esp	
8048a2f: movl %ecx,(%eax)	

- 28 -


15-213, F'07

## Branch Prediction Through Loop

```

80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 98
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 99
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 100
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 101
80488b9: jl 80488b1

```



- 29 -


15-213, F'07

## Branch Misprediction Invalidation

```

80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 98
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 99
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 100
80488b9: jl 80488b1
80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 101
80488b9: jl 80488b1

```



- 30 -

15-213, F'07

## Branch Misprediction Recovery

Assume vector length = 100

```

80488b1: movl (%ecx,%edx,4),%eax
80488b4: addl %eax,(%edi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 99
80488b9: jl 80488b1
80488bb: leal 0xffffffe8(%ebp),%esp
80488be: popl %ebx
80488bf: popl %esi
80488c0: popl %edi

```

Definitely not taken

### Performance Cost

- Multiple clock cycles on modern processor
- One of the major performance limiters

- 31 -

15-213, F'07

## Determining Misprediction Penalty

```

int cnt_gt = 0;
int cnt_le = 0;
int cnt_all = 0;

int choose_cmov(int x, int y)
{
    int result;
    if (x > y) {
        result = cnt_gt;
    } else {
        result = cnt_le;
    }
    ++cnt_all;
    return result;
}

```

**GCC/x86-64 Tries to Minimize Use of Branches**

- Generates conditional moves when possible/sensible

```

choose_cmov:
    cmpl %esi, %edi      # x:y
    movl cnt_le(%rip), %eax # r = cnt_le
    cmovg cnt_gt(%rip), %eax # if >= r=cnt_gt
    incl cnt_all(%rip)     # cnt_all++
    ret                   # return r

```

- 32 -

15-213, F'07

```

int cnt_gt = 0;
int cnt_le = 0;

int choose_cond(int x, int y)
{
    int result;
    if (x > y) {
        result = ++cnt_gt;
    } else {
        result = ++cnt_le;
    }
    return result;
}

```

## Forcing Conditional

- Cannot use conditional move when either outcome has side effect

```

choose_cond:
    cmpl %esi, %edi
    jle .L8
    movl cnt_gt(%rip), %eax
    incl %eax
    movl %eax, cnt_gt(%rip)
    ret
.L8:
    movl cnt_le(%rip), %eax
    incl %eax
    movl %eax, cnt_le(%rip)
    ret

```

- 33 -

If

Then

Else

15-213, F'07

## Testing Methodology

### Idea

- Measure procedure under two different prediction probabilities
  - P = 1.0: Perfect prediction
  - P = 0.5: Random data

### Test Data

- x = 0, y = ±1
  - Case +1: y = [+1, +1, +1, ..., +1, +1]
  - Case -1: y = [-1, -1, -1, ..., -1, -1]
  - Case A: y = [+1, -1, +1, ..., +1, -1]
  - Case R: y = [+1, -1, -1, ..., -1, +1] (Random)

- 34 -

15-213, F'07

## Testing Outcomes

Case	cmove	cond
+1	12.3	18.2
-1	12.3	12.2
A	12.3	15.2
R	12.3	31.2

### AMD Opteron

Case	cmove	cond
+1	8.05	10.1
-1	8.05	8.1
A	8.05	9.2
R	8.05	15.7


### Observations:

- Conditional move insensitive to data
- Perfect prediction for regular patterns
  - But, else case requires 6 (Intel) or 2 (AMD) additional cycles
  - Averages to 15.2
- Branch penalties:
  - Intel 2 \* (31.2-15.2) = 32 cycles
  - AMD 2 \* (15.7-9.2) = 13 cycles

- 35 -

15-213, F'07

## Modern CPU Design (Revisited)



- 36 -

15-213, F'07

## Translating into Operations

**Goal:** Each Operation Utilizes Single Functional Unit

```
addq %rax, 8(%rbx,%rdx,4)
```

- Requires: Load, Integer arithmetic, Store

```
load 8(%rbx,%rdx,4)    → temp1
imull %rax, temp1      → temp2
store temp2, 8(%rbx,%rdx,4)
```


- Exact form and format of operations is trade secret
- Operations: split up instruction into simpler pieces
- Devise temporary names to describe how result of one operation gets used by other operations

- 37 -

15-213, F'07

## Traditional View of Instruction Execution

```
addq %rax, %rbx # I1
andq %rbx, %rdx # I2
mulq %rcx, %rbx # I3
xorq %rbx, %rdi # I4
```



### Imperative View


- Registers are fixed storage locations
  - Individual instructions read & write them
- Instructions must be executed in specified sequence to guarantee proper program behavior

- 38 -

15-213, F'07

## Dataflow View of Instruction Execution

```
addq %rax, %rbx # I1
andq %rbx, %rdx # I2
mulq %rcx, %rbx # I3
xorq %rbx, %rdi # I4
```



### Functional View

- View each write as creating new instance of value
- Operations can be performed as soon as operands available
- No need to execute in original sequence

- 39 -

15-213, F'07

## Example Computation

```
void combine4(vec_ptr v, data_t *dest)
{
    int i;
    int length = vec_length(v);
    data_t *d = get_vec_start(v);
    data_t t = IDENT;
    for (i = 0; i < length; i++)
        t = t OP d[i];
    *dest = t;
}
```

### Data Types

- Use different declarations for data\_t
- int
- float
- double

- 40 -


### Operations

- Use different definitions of OP and IDENT
- + / 0
- \* / 1

15-213, F'07

## Cycles Per Element

- Convenient way to express performance of program that operates on vectors or lists
- Length = n
- T = CPE\*n + Overhead



- 41 -

## CPU Capabilities of Pentium IV

### Multiple Instructions Can Execute in Parallel

- 1 load, with address computation
- 1 store, with address computation
- 2 simple integer (one may be branch)
- 1 complex integer (multiply/divide)
- 1 FP/SSE3 unit
- 1 FP move (does all conversions)

### Some Instructions Take > 1 Cycle, but Can be Pipelined

Instruction	Latency	Cycles/Issue
Load / Store	5	1
Integer Multiply	10	1
Integer/Long Divide	36/106	36/106
Single/Double FP Multiply	7	2
Single/Double FP Add	5	2
Single/Double FP Divide	32/46	32/46

- 43 -

## x86-64 Compilation of Combine4

### Inner Loop (Integer Multiply)

```
L33:           # Loop:
    movl (%eax,%edx,4), %ebx # temp = d[i]
    incl %edx                # i++
    imull %ebx, %ecx         # x *= temp
    cmpl %esi, %edx          # i:length
    jl L33                  # if < goto Loop
```

### Performance

- 5 instructions in 10 clock cycles

Method	Integer		Floating Point	
	+	*	+	*
Combine4	2.20	10.00	5.00	7.00

- 42 -

15-213, F'07

## Serial Computation

### Computation (length=12)

```
((((((((((((1 * d[0]) * d[1]) * d[2]) * d[3]) * d[4]) * d[5]) * d[6]) * d[7]) * d[8]) * d[9]) * d[10]) * d[11])
```

### Performance

- N elements, D cycles/operation
- N\*D cycles

Method	Integer	Floating Point
Combine4	2.20	10.00

- 44 -

15-213, F'07

## Loop Unrolling

```
void unroll2a_combine(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = (x OPER d[i]) OPER d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OPER d[i];
    }
    *dest = x;
}
```

- Perform 2x more useful work per iteration

- 45 -

15-213, F'07

## Effect of Loop Unrolling

Method	Integer		Floating Point	
Combine4	2.20	10.00	5.00	7.00
Unroll 2	1.50	10.00	5.00	7.00

### Helps Integer Sum

- Before: 5 operations per element
- After: 6 operations per 2 elements
  - = 3 operations per element

### Others Don't Improve

- Sequential dependency
  - Each operation must wait until previous one completes

```
x = (x OPER d[i]) OPER d[i+1];
```

- 46 -

15-213, F'07

## Loop Unrolling with Reassociation

```
void unroll2aa_combine(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = x OPER (d[i] OPER d[i+1]);
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OPER d[i];
    }
    *dest = x;
}
```

- Could change numerical results for FP

- 47 -

15-213, F'07

## Effect of Reassociation

Method	Integer		Floating Point	
Combine4	2.20	10.00	5.00	7.00
Unroll 2	1.50	10.00	5.00	7.00
2 X 2 reassociate	1.56	5.00	2.75	3.62

### Nearly 2X speedup for Int \*, FP +, FP \*

- Breaks sequential dependency
 

```
x = x OPER (d[i] OPER d[i+1]);
```
- While computing result for iteration i, can precompute d[i+2]\*d[i+3] for iteration i+2


- 48 -

15-213, F'07

## Reassociated Computation

### Performance

- N elements, D cycles/operation
- Should be  $(N/2+1)*D$  cycles
  - CPE = D/2
- Measured CPE slightly worse for FP



- 49 -

15-213, F'07

## Loop Unrolling with Separate Accum.

```
void unroll2a_combine(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x0 = IDENT;
    data_t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x0 = x0 OPER d[i];
        x1 = x1 OPER d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 OPER d[i];
    }
    *dest = x0 OPER x1;
}
```

- Different form of reassociation

- 50 -

15-213, F'07

## Effect of Reassociation

Method	Integer		Floating Point	
Combine4	2.20	10.00	5.00	7.00
Unroll 2	1.50	10.00	5.00	7.00
2 X 2 reassociate	1.56	5.00	2.75	3.62
2 X 2 separate accum.	1.50	5.00	2.50	3.50

Nearly 2X speedup for Int \*, FP +, FP \*

- Breaks sequential dependency

```
x0 = x0 OPER d[i];
x1 = x1 OPER d[i+1];
```

- Computation of even elements independent of odd ones


- 51 -

15-213, F'07

## Separate Accum. Computation

### Performance

- N elements, D cycles/operation
- Should be  $(N/2+1)*D$  cycles
  - CPE = D/2
- Measured CPE matches prediction!



- 52 -

15-213, F'07

## Unrolling & Accumulating

### Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

### Limitations

- Diminishing returns
  - Cannot go beyond pipelining limitations of execution units
- Large overhead
  - Finish off iterations sequentially
  - Especially for shorter lengths

- 53 -

15-213, F'07

## Unrolling & Accumulating: Intel FP \*

### Case

- Intel Nocoma (Saltwater fish machines)
- FP Multiplication
- Theoretical Limit: 2.00

FP *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	7.00	7.00			7.01		7.00	
2		3.50			3.50		3.50	
3				2.34				
4					2.01		2.00	
6						2.00		2.01
8							2.01	
10								2.00
12								2.00

- 54 -

15-213, F'07

## Unrolling & Accumulating: Intel FP +

### Case

- Intel Nocoma (Saltwater fish machines)
- FP Addition
- Theoretical Limit: 2.00

FP +	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	5.00	5.00		5.02		5.00		
2		2.50		2.51		2.51		
3			2.00					
4				2.01		2.00		
6					2.00			1.99
8						2.01		
10						2.00		
12							2.00	

- 55 -

15-213, F'07

## Unrolling & Accumulating: Intel Int \*

### Case

- Intel Nocoma (Saltwater fish machines)
- Integer Multiplication
- Theoretical Limit: 1.00

Int *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	10.00	10.00			10.00		10.01	
2		5.00			5.01		5.00	
3				3.33				
4					2.50		2.51	
6						1.67		1.67
8							1.25	
10								1.09
12								1.14

- 56 -

15-213, F'07

## Unrolling & Accumulating: Intel Int +

### Case

- Intel Nocoma (Saltwater fish machines)
- Integer addition
- Theoretical Limit: 1.00 (unrolling enough)

Int +	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	2.20	1.50		1.10		1.03		
2		1.50		1.10		1.03		
3			1.34					
4				1.09		1.03		
6					1.01			1.01
8						1.03		
10							1.04	
12								1.11

- 57 -

15-213, F'07

FP *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	7.00	7.00		7.01		7.00		
2		3.50		3.50		3.50		
3			2.34					
4				2.01		2.00		
6					2.00			2.01
8						2.01		
10							2.00	
12								2.00

FP *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	4.00	4.00		4.00		4.01		
2		2.00		2.00		2.00		
3			1.34					
4				1.00		1.00		
6					1.00			1.00
8						1.00		
10							1.00	
12								1.00

## Intel vs. AMD FP \*

### Machines

- Intel Nocomoa
  - 3.2 GHz
- AMD Opteron
  - 2.0 GHz

### Performance

- AMD lower latency & better pipelining
- But slower clock rate

15-213, F'07

Int *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	10.00	10.00		10.00		10.01		
2		5.00		5.01		5.00		
3			3.33					
4				2.50		2.51		
6					1.67			1.67
8						1.25		
10							1.09	
12								1.14

Int *	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	3.00	3.00		3.00		3.00		
2		2.33		2.0		1.35		
3			2.00					
4				1.75		1.38		
6					1.50			1.50
8						1.75		
10							1.30	
12								1.33

15-213, F'07

## Intel vs. AMD Int \*

### Performance

- AMD multiplier much lower latency
- Can get high performance with less work
- Doesn't achieve as good an optimum

Int +	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	2.20	1.50		1.10		1.03		
2		1.50		1.10		1.03		
3			1.34					
4				1.09		1.03		
6					1.01			1.01
8						1.03		
10							1.04	
12								1.11

Int +	Unrolling Factor L							
	1	2	3	4	6	8	10	12
1	2.32	1.50		0.75		0.63		
2		1.50		0.83		0.63		
3			1.00					
4				1.00		0.63		
6					0.83			0.67
8						0.63		
10							0.60	
12								0.85

## Intel vs. AMD Int +

### Performance

- AMD gets below 1.0
- Even just with unrolling

### Explanation

- Both Intel & AMD can “double pump” integer units
- Only AMD can load two elements / cycle

15-213, F'07

## Can We Go Faster?

Fall 2005 Lab #4

### Performance Lab Class Status Page

[Home](#) | [Messages](#) | [Grace](#) | [Jobs](#) | [Update](#) | [Logout](#) | [Help](#)

#	Nickname	Handin Version	Submission Date	ACPE	Grade Points
1	Anton	4	Sun Oct 23 21:10	1.69	100
2	edanaher	1	Thu Oct 13 22:41	2.37	100
3	mjrosenb	4	Tue Oct 18 08:40	2.37	100
4	Old Prof	3	Tue Oct 18 13:38	2.42	100
5	mewillia	4	Thu Oct 20 01:17	2.46	100

- Floating-point addition & multiplication gives theoretical optimum CPE of 2.00
- What did Anton do?

- 61 -


15-213, F'07

## Programming with SSE3

### XMM Registers

- 16 total, each 16 bytes

- 16 single-byte integers



- 8 16-bit integers



- 4 32-bit integers




- 4 single-precision floats



- 2 double-precision floats



- 1 single-precision float



- 1 double-precision float




- 62 - 15-213, F'07

## Scalar & SIMD Operations


### ■ Scalar Operations: Single Precision

addss %xmm0,%xmm1




### ■ SIMD Operations: Single Precision

addps %xmm0,%xmm1



### ■ SIMD Operations: Double Precision

addpd %xmm0,%xmm1



## Getting GCC to Use SIMD Operations

### Declarations

```
typedef float vec_t __attribute__ ((mode(V4SF)));
typedef union {
    vec_t v;
    float d[4];
} pack_t;
```

### Accessing Vector Elements

```
pack_t xfer;
vec_t accum;
for (i = 0; i < 4; i++)
    xfer.d[i] = IDENT;
accum = xfer.v;
```

### Invoking SIMD Operations

```
vec_t chunk = *((vec_t *) d);
accum = accum OPER chunk;
```

- 64 -

15-213, F'07

## Implementing Combine

```
void SSEx1_combine(vec_ptr v, float *dest)
{
    pack_t xfer;
    vec_t accum;
    float *d = get_vec_start(v);
    int cnt = vec_length(v);
    float result = IDENT;

    /* Initialize vector of 4 accumulators */

    /* Step until d aligned to multiple of 16 */

    /* Use packed operations with 4X parallelism */

    /* Single step to finish vector */

    /* Combine accumulators */
}
```

- 65 -

15-213, F'07

## Getting Started

### Create Vector of 4 Accumulators

```
/* Initialize vector of 4 accumulators */
int i;
for (i = 0; i < 4; i++)
    xfer.d[i] = IDENT;
accum = xfer.v;
```

### Single Step to Meet Alignment Requirements

- Memory address of vector must be multiple of 16

```
/* Step until d aligned to multiple of 16 */
while (((long) d)%16 && cnt) {
    result = result OPER *d++;
    cnt--;
}
```

15-213, F'07

- 66 -

## SIMD Loop

- Similar to 4-way loop unrolling
- Express with single arithmetic operation
  - Translates into single addps or mulps instruction

```
/* Use packed operations with 4X parallelism */
while (cnt >= 4) {
    vec_t chunk = *((vec_t *) d);
    accum = accum OPER chunk;
    d += 4;
    cnt -= 4;
}
```

- 67 -

15-213, F'07

## Completion

### Finish Off Final Elements

- Similar to standard unrolling

```
/* Single step to finish vector */
while (cnt) {
    result = result OPER *d++;
    cnt--;
}
```

### Combine Accumulators

- Use union to reference individual elements

```
/* Combine accumulators */
xfer.v = accum;
for (i = 0; i < 4; i++)
    result = result OPER xfer.d[i];
*dest = result;
```

15-213, F'07

- 68 -

## SIMD Results

### Intel Nocoma

	Unrolling Factor L			
	4	8	16	32
FP +	1.25	0.82	0.50	0.58
FP *	1.90	1.24	0.90	0.57
Int +	0.84	0.70	0.51	0.58
Int *	39.09	37.65	36.75	37.44

### AMD Opteron

	Unrolling Factor L			
	4	8	16	32
FP +	1.00	0.50	0.50	0.50
FP *	1.00	0.50	0.50	0.50
Int +	0.75	0.38	0.28	0.27
Int *	9.40	8.63	9.32	9.12

### Results

- FP approaches theoretical optimum of 0.50
- Int + shows speed up
- For int \*, compiler does not generate SIMD code

### Portability

- GCC can target other machines with this code
  - Altivec instructions for PowerPC

15-213, F'07

## Role of Programmer

*How should I write my programs, given that I have a good, optimizing compiler?*

### Don't: Smash Code into Oblivion

- Hard to read, maintain, & assure correctness

### Do:

- Select best algorithm
- Write code that's readable & maintainable
  - Procedures, recursion, without built-in constant limits
  - Even though these factors can slow down code
- Eliminate optimization blockers
  - Allows compiler to do its job

### Focus on Inner Loops

- Do detailed optimizations where code will be executed repeatedly
- Will get most performance gain here
- Understand how enough about machine to tune effectively

15-213, F'07

- 70 -