

15-213

"The course that gives CMU its Zip!"

The Memory Hierarchy Sept 26, 2007

Topics

- Storage technologies and trends

Random-Access Memory (RAM)

Key features

- RAM is traditionally packaged as a chip.
- Basic storage unit is normally a cell (one bit per cell).
- Multiple RAM chips form a memory.

Static RAM (SRAM)

- Each cell stores a bit with a four or six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to electrical noise (EMI), radiation, etc.
- Faster and more expensive than DRAM.

Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor. One transistor is used for access
- Value must be refreshed every 10-100 ms.
- More sensitive to disturbances (EMI, radiation,...) than SRAM.
- Slower and cheaper than SRAM.


SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

Conventional DRAM Organization

d x w DRAM:


- dw total bits organized as d supercells of size w bits



Reading DRAM Supercell (2,1)

Step 1(a): Row access strobe (**RAS**) selects row 2.

Step 1(b): Row 2 copied from DRAM array to row buffer.




- 5 -

Reading DRAM Supercell (2,1)


Step 2(a): Column access strobe (**CAS**) selects column 1.

Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU.



- 6 -

Memory Modules



- 7 -

Enhanced DRAMs

DRAM Cores with better interface logic and faster I/O :

- **Synchronous DRAM (SDRAM)**
Uses a conventional clock signal instead of asynchronous control
- **Double data-rate synchronous DRAM (DDR SDRAM)**
Double edge clocking sends two bits per cycle per pin
- **RamBus™ DRAM (RDRAM)**
Uses faster signaling over fewer wires (source directed clocking) with a Transaction oriented interface protocol

Obsolete Technologies :

- **Fast page mode DRAM (FPM DRAM)**
Allowed re-use of row-addresses
- **Extended data out DRAM (EDO DRAM)**
Enhanced FPM DRAM with more closely spaced CAS signals.
- **Video RAM (VRAM)**
Dual ported FPM DRAM with a second, concurrent, serial interface
- **Extra functionality DRAMs (CDRAM, GDRAM)**
Added SRAM (CDRAM) and support for graphics operations (GDRAM)

- 8 -

15-213, F'07

Nonvolatile Memories

DRAM and SRAM are volatile memories

- Lose information if powered off.

Nonvolatile memories retain value even if powered off

- Read-only memory (ROM): programmed during production
- Magnetic RAM (MRAM): stores bit magnetically (in development)
- Ferro-electric RAM (FERAM): uses a ferro-electric dielectric
- Programmable ROM (PROM): can be programmed once
- Erasable PROM (EPROM): can be bulk erased (UV, X-Ray)
- Electrically erasable PROM (EEPROM): electronic erase capability
- Flash memory: EEPROMs with partial (sector) erase capability

Uses for Nonvolatile Memories

- Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
- Solid state disks (flash cards, memory sticks, etc.)
- Smart cards, embedded systems, appliances
- Disk caches


- 9 -

15-213, F'07

Traditional Bus Structure Connecting CPU and Memory

A **bus** is a collection of parallel wires that carry address, data, and control signals.

Buses are typically shared by multiple devices.




- 10 -

15-213, F'07

Memory Read Transaction (1)

CPU places address A on the memory bus.




- 11 -

15-213, F'07

Memory Read Transaction (2)

Main memory reads A from the memory bus, retrieves word x, and places it on the bus.




- 12 -

15-213, F'07

Memory Read Transaction (3)

CPU read word x from the bus and copies it into register $\%eax$.




- 13 -

15-213, F'07

Memory Write Transaction (1)

CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive.




- 14 -

15-213, F'07

Memory Write Transaction (2)

CPU places data word y on the bus.




- 15 -

15-213, F'07

Memory Write Transaction (3)

Main memory reads data word y from the bus and stores it at address A .



- 16 -

15-213, F'07

Memory Subsystem Trends

Observation: A DRAM chip has an access time of about 50ns. Traditional systems may need 3x longer to get the data from memory into a CPU register.

- Modern systems integrate the memory controller onto the CPU chip: Latency matters!
- DRAM and SRAM densities increase and so does the soft-error rate:
 - Traditional error detection & correction (EDC) is a must have (64bit of data plus 8bits of redundancy allow any 1 bit error to be corrected and any 2 bit error is guaranteed to be detected)
 - EDC is increasingly needed for SRAMs too
 - **ChipKill™** capability (can correct all bits supplied by one failing memory chip) will become standard soon

- 17 -


15-213, F'07

Disk Geometry

Disks consist of **platters**, each with two **surfaces**.

Each surface consists of concentric rings called **tracks**.

Each track consists of **sectors** separated by **gaps**.




- 18 -

15-213, F'07

Disk Geometry (Multiple-Platter View)

Aligned tracks form a cylinder.



- 19 -

15-213, F'07

Disk Capacity

Capacity: maximum number of bits that can be stored.

- Vendors express capacity in units of gigabytes (GB), where 1 GB = 10^9 Bytes (Lawsuit pending! Claims deceptive advertising).

Capacity is determined by these technology factors:

- **Recording density** (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
- **Track density** (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
- **Areal density** (bits/in²): product of recording and track density.

Modern disks partition tracks into disjoint subsets called **recording zones**

- Each track in a zone has the same number of sectors, determined by the circumference of innermost track.
- Each zone has a different number of sectors/track

- 20 -

15-213, F'07

Computing Disk Capacity

Capacity = (# bytes/sector) x (avg. # sectors/track) x
 (# tracks/surface) x (# surfaces/platter) x
 (# platters/disk)

Example:

- 512 bytes/sector
- 300 sectors/track (on average)
- 20,000 tracks/surface
- 2 surfaces/platter
- 5 platters/disk


Capacity = $512 \times 300 \times 20000 \times 2 \times 5$
 = 30,720,000,000
 = 30.72 GB

- 21 -

15-213, F'07

Disk Operation (Single-Platter View)

The disk surface spins at a fixed rotational rate




The read/write head is attached to the end of the arm and flies over the disk surface on a thin cushion of air.

By moving radially, the arm can position the read/write head over any track.

- 22 -

15-213, F'07

Disk Operation (Multi-Platter View)



read/write heads move in unison from cylinder to cylinder

- 23 -

15-213, F'07

Disk Access Time

Average time to access some target sector approximated by :

- $T_{\text{access}} = T_{\text{avg seek}} + T_{\text{avg rotation}} + T_{\text{avg transfer}}$

Seek time ($T_{\text{avg seek}}$)

- Time to position heads over cylinder containing target sector.
- Typical $T_{\text{avg seek}} = 9 \text{ ms}$

Rotational latency ($T_{\text{avg rotation}}$)

- Time waiting for first bit of target sector to pass under r/w head.
- $T_{\text{avg rotation}} = 1/2 \times 1/\text{RPMs} \times 60 \text{ sec}/1 \text{ min}$

Transfer time ($T_{\text{avg transfer}}$)

- Time to read the bits in the target sector.
- $T_{\text{avg transfer}} = 1/\text{RPM} \times 1/(\text{avg \# sectors/track}) \times 60 \text{ secs}/1 \text{ min.}$

- 24 -

15-213, F'07

Disk Access Time Example

Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.

Derived:

- Tavg rotation = $1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms}$.
- Tavg transfer = $60/7200 \text{ RPM} \times 1/400 \text{ secs/track} \times 1000 \text{ ms/sec} = 0.02 \text{ ms}$
- Taccess = 9 ms + 4 ms + 0.02 ms

Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 - Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower than DRAM.

- 25 -

15-213, F'07

Logical Disk Blocks

Modern disks present a simpler abstract view of the complex sector geometry:

- The set of available sectors is modeled as a sequence of b-sized **logical blocks** (0, 1, 2, ...)

Mapping between logical blocks and actual (physical) sectors

- Maintained by hardware/firmware device called disk controller.
- Converts requests for logical blocks into (surface, track, sector) triples.


Allows controller to set aside spare cylinders for each zone.

- Accounts for the difference in "formatted capacity" and "maximum capacity".

- 26 -

15-213, F'07


I/O Bus



- 27 -

15-213, F'07


Reading a Disk Sector (1)



- 28 -

15-213, F'07


Reading a Disk Sector (2)



- 29 -

15-213, F'07

Reading a Disk Sector (3)



- 30 -

15-213, F'07

Storage Trends

SRAM

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	19,200	2,900	320	256	100	75	256
access (ns)	300	150	35	15	12	10	30

DRAM

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	8,000	880	100	30	1	0.20	40,000
access (ns)	375	200	100	70	60	50	8
typical size(MB)	0.064	0.256	4	16	64	1,000	15,000

Disk

metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	500	100	8	0.30	0.05	0.001	10,000
access (ms)	87	75	28	10	8	4	22
typical size(MB)	1	10	160	1,000	9,000	400,000	400,000

- 31 -

15-213, F'07

CPU Clock Rates


	1980	1985	1990	1995	2000	2005	2005:1980
processor	8080	286	386	Pentium	P-III	P-4	
clock rate(MHz)	1	6	20	150	750	3,000	3,000
cycle time(ns)	1,000	166	50	6	1.3	0.3	3,333

- 32 -

15-213, F'07

The CPU-Memory Gap


The gap widens between DRAM, disk, and CPU speeds.



- 33 -

15-213, F'07

The Growing CPU-Memory Speed Gap



(from Hennessy & Patterson, CA:AQQ, 4th Edition)

- 34 -

15-213, F'07

Memory Hierarchies

Some fundamental and enduring properties of hardware and software:

- Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
- The gap between CPU and main memory speed is widening.
- Well-written programs tend to exhibit good locality.

These fundamental properties complement each other beautifully.

They suggest an approach for organizing memory and storage systems known as a **memory hierarchy**.

- 35 -

15-213, F'07


Why is bigger slower?

- **Physics slows us down**
- **Racing the speed of light: ($3.0 \times 10^8 \text{ m/s}$)**
 - clock = 3GHz
 - how far can I go in a clock cycle?
 - $(3.0 \times 10^8 \text{ m/s}) / (3 \times 10^9 \text{ cycles/s}) = 10 \text{ cm/cycle}$
 - For comparison: Core 2 Duo is roughly 1.2cm across
- **Capacitance:**
 - long wires have more capacitance
 - either more powerful (bigger) transistors required, or slower
 - signal propagation speed proportional to capacitance
 - going "off chip" has an order of magnitude more capacitance

- 36 -

15-213, F'07

An Example Memory Hierarchy



Summary

- The memory hierarchy is fundamental consequence of maintaining the *random access memory* abstraction and practical limits on cost and power consumption.
- Trend: the speed gap between CPU, memory and mass storage continues to widen, thus leading towards deeper hierarchies.