




Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-byte words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware+ OS
Buffer cache	Parts of files	Main memory	100	OS
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server





hy Cache

Page 3













Page 4





Accessing Direct-Mapped Caches Set selection Use the set index bits to determine the set of interest. tag set 0: valid cache block selected set valid cache block tag set . . . set S-1: valid tag cache block t bits s bits b bits 00 0 0 1 m-1 tag set index block offset 0 - 18 -15-213, F'07































15-213, F'07





Impact of Associativity				
Direct-mapped, set associative, or fully associative? Total Cache Size (tags+data)?				
Miss rate?				
Hit time?				
Miss Penalty?				
- 34 -	15-213, F'07			

