

15-213

“The course that gives CMU its Zip!”

Virtual Memory

November 2, 2007

Topics

- Motivations for virtual memory
- Address translation
- Accelerating translation with TLBs

class19.ppt

Why Virtual Memory?

- (1) VM uses main memory efficiently**
 - Main memory is a cache for the contents of a virtual address space stored on disk.
 - Keep only active areas of virtual address space in memory
 - Transfer data back and forth as needed.
- (2) VM simplifies memory management**
 - Each process gets the same linear address space.
- (3) VM protects address spaces**
 - One process can't interfere with another.
 - Because they operate in different address spaces.
 - User process cannot access privileged information
 - Different sections of address spaces have different permissions.

- 2 - 15-213, F'07

Motivation 1: DRAM a “Cache” for Disk

The full address space is quite large:

- 32-bit addresses: ~4,000,000,000 (4 billion) bytes
- 64-bit addresses: ~16,000,000,000,000,000 (16 quintillion) bytes

Disk storage is ~100X cheaper than DRAM storage

- 1 TB of DRAM: ~ \$30,000
- 1 TB of disk: ~ \$300

To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk

- 3 - 15-213, F'07

Levels in Memory Hierarchy

Smaller, faster, and costlier (per byte) storage devices (top half of pyramid)

Larger, slower, and cheaper (per byte) storage devices (bottom half of pyramid)


- L0: registers
CPU registers hold words retrieved from L1 cache.
- L1: on-chip L1 cache (SRAM)
L1 cache holds cache lines retrieved from the L2 cache memory.
- L2: off-chip L2 cache (SRAM)
L2 cache holds cache lines retrieved from main memory.
- L3: main memory (DRAM)
Main memory holds disk blocks retrieved from local disks.
- L4: local secondary storage (local disks)
Local disks hold files retrieved from disks on remote network servers.
- L5: remote secondary storage (tapes, distributed file systems, Web servers)

- 4 - 15-213, F'07

DRAM vs. SRAM as a "Cache"

DRAM vs. disk is more extreme than SRAM vs. DRAM

- access latencies:
 - DRAM is ~10X slower than SRAM
 - disk is ~100,000X slower than DRAM
- importance of exploiting spatial locality:
 - first byte is ~100,000X slower than successive bytes on disk
 - » vs. ~4X improvement for page-mode vs. regular accesses to DRAM
- "cache" size:
 - main memory is ~1000X larger than an SRAM cache
- addressing for disk is based on sector address, not memory address



- 5 -

15-213, F'07

Impact of These Properties on Design

If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?

- Line size?
- Associativity?
- Replacement policy (if associative)?
- Write through or write back?

What would the impact of these choices be on:

- miss rate
- hit time
- miss latency
- tag overhead


- 6 -

15-213, F'07

Locating an Object in a "Cache"


1. Search for matching tag

- SRAM cache
- Object Name
X



2. Use indirection to look up actual object location

- virtual memory




- 7 -

15-213, F'07

A System with Physical Memory Only

Examples:

- most Cray machines, early PCs, nearly all embedded systems (phones, PDAs, etc.)



CPU's load or store addresses used directly to access memory.


- 8 -

15-213, F'07

A System with Virtual Memory

Examples:

- laptops, servers, modern PCs, etc.



Address Translation: the hardware converts *virtual addresses* into *physical addresses* via an OS-managed lookup table (*page table*)


- 9 -

15-213, F'07

Page Faults (Similar to "Cache Misses")

What if an object is on disk rather than in memory?

- Page table entry indicates that the virtual address is not in memory
- An OS trap handler is invoked, moving data from disk into memory
 - current process suspends, others can resume
 - OS has full control over placement, etc.



- 10 -

15-213, F'07

Servicing a Page Fault

(1) Processor signals controller


- Read block of length P starting at disk address X and store starting at memory address Y

(2) Read occurs

- Direct Memory Access (DMA)
- Under control of I/O controller

(3) Controller signals completion

- Interrupt processor
- OS resumes suspended process



- 11 -

15-213, F'07

Locality to the Rescue

Virtual memory works because of locality.

At any point in time, programs tend to access a set of active virtual pages called the *working set*.

- Programs with better temporal locality will have smaller working sets.

If working set size < main memory size

- Good performance after initial compulsory misses.

If working set size > main memory size

- Thrashing:** Performance meltdown where pages are swapped (copied) in and out continuously


- 12 -

15-213, F'07

(2) VM as a Tool for Memory Mgmt

Key idea: Each process has its own virtual address space

- Simplifies memory allocation, sharing, linking, and loading.



- 13 -

15-213, F'07


Simplifying Sharing and Allocation

Sharing code and data among processes

- Map virtual pages to the same physical page (PP 7)

Memory allocation

- Virtual page can be mapped to any physical page



- 14 -

15-213, F'07


Simplifying Linking and Loading

Linking

- Each program has similar virtual address space
- Code, stack, and shared libraries always start at the same address.

Loading

- `execve()` maps PTEs to the appropriate location in the executable binary file.
- The `.text` and `.data` sections are copied, page by page, on demand by the virtual memory system.



- 15 -


15-213, F'07

(3) VM as a Tool for Memory Protection

Extend PTEs with permission bits.

Page fault handler checks these before remapping.

- If violated, send process SIGSEGV (segmentation fault)



- 16 -

15-213, F'07

Address Spaces

A **linear address space** is an ordered set of contiguous nonnegative integer addresses:

$\{0, 1, 2, 3, \dots\}$

A **virtual address space** is a set of $N = 2^n$ virtual addresses:

$\{0, 1, 2, \dots, N-1\}$

A **physical address space** is a set of $M = 2^m$ (for convenience) physical addresses:

$\{0, 1, 2, \dots, M-1\}$

In a system based on virtual addressing, each byte of main memory has a virtual address *and* a physical address.

- 17 -

15-213, F'07

VM Address Translation

Virtual Address Space

- $V = \{0, 1, \dots, N-1\}$

Physical Address Space

- $P = \{0, 1, \dots, M-1\}$

- $M < N$ (usually, but ≥ 4 Gbyte on an IA32 possible)

Address Translation

- **MAP:** $V \rightarrow P \cup \{\emptyset\}$


- For virtual address a :

- $\text{MAP}(a) = a'$ if data at virtual address a at physical address a' in P
- $\text{MAP}(a) = \emptyset$ if data at virtual address a not in physical memory
 - » Either invalid or stored on disk

- 18 -

15-213, F'07


Address Translation with a Page Table



- 19 -

15-213, F'07

Address Translation: Page Hit




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to L1 cache
- 5) L1 cache sends data word to processor

- 20 -

15-213, F'07

Address Translation: Page Fault




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim, and if dirty pages it out to disk
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction.

- 21 -

15-213, F'07

Integrating VM and Cache



Page table entries (PTEs) are cached in L1 like any other memory word.

- PTEs can be evicted by other data references
- PTE hit still requires a 1-cycle delay

Solution: Cache PTEs in a small fast memory in the MMU.

- Translation Lookaside Buffer (TLB)

- 22 -

15-213, F'07

Speeding up Translation with a TLB


Translation Lookaside Buffer (TLB)

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for small number of pages

- 23 -

15-213, F'07



TLB Hit



A TLB hit eliminates a memory access.

- 24 -

15-213, F'07




Simple Memory System Page Table

- Only show first 16 entries (out of 256)

VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	-	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	-	0
04	-	0	0C	-	0
05	16	1	0D	2D	1
06	-	0	0E	11	1
07	-	0	0F	0D	1


- 27 - 15-213, F'07



Simple Memory System Cache

Cache

- 16 lines
- 4-byte line size
- Direct mapped




Idx	Tag	Valid	B0	B1	B2	B3	Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	-	-	-	9	2D	0	-	-	-	-
2	1B	1	00	02	04	08	A	2D	1	93	15	DA	3B
3	36	0	-	-	-	-	B	0B	0	-	-	-	-
4	32	1	43	6D	8F	09	C	12	0	-	-	-	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	-	-	-	-	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	-	-	-	-

-29-

15-213, F'07


Address Translation Example #1

Virtual Address 0x03D4



VPN 0x0F TLBI 3 TLBT 0x03 TLB Hit? Y Page Fault? NO PPN:0x0D

Physical Address




-30-

15-213, F'07


Address Translation Example #2

Virtual Address 0x0B8F



VPN 0x2E TLBI 2 TLBT 0x0B TLB Hit? NO Page Fault? YES PPN:TBD

Physical Address




-31-

15-213, F'07


Address Translation Example #3

Virtual Address 0x0020



VPN 0x00 TLBI 0 TLBT 0x00 TLB Hit? NO Page Fault? NO PPN:0x28

Physical Address



-32-

15-213, F'07

Multi-Level Page Tables

Given:


- 4KB (2^{12}) page size
- 48-bit address space
- 4-byte PTE

Problem:

- Would need a 256 GB page table!
 - $2^{48} \times 2^{-12} \times 2^2 = 2^{38}$ bytes

Common solution


- Multi-level page tables
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (memory resident)
 - Level 2 table: Each PTE points to a page (paged in and out like other data)



- 33 -

15-213, F'07


A Two-Level Page Table Hierarchy



- 34 -

15-213, F'07

Translating with a k-level Page Table



- 35 -

15-213, F'07

Summary

Programmer's View of Virtual Memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

System View of Virtual Memory

- Uses memory efficiently by caching virtual memory pages stored on disk.
 - Efficient only because of locality
- Simplifies memory management in general, linking, loading, sharing, and memory allocation in particular.
- Simplifies protection by providing a convenient interpositioning point to check permissions.

- 36 -

15-213, F'07