

## **Impact of These Properties on Design**


If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?

- Line size?
- Associativity?
- Replacement policy (if associative)?
- Write through or write back?

What would the impact of these choices be on:


- miss rate
- hit time
- miss latency
- tag overhead


Locating an Object in a "Cache" "Cache" 1. Search for matching tag Tag Data SRAM cache D 243 Object Name х 17 = X? Х J 105 2. Use indirection to look up actual object location virtual memory Lookup Table "Cache" Location Data **Object** Name D: 0 0: 243 Х J: N-1 1: 17 105 1 N-1





15-213, F'07


15-213, F'07


















































Simple Memory System Page Table • Only show first 16 entries (out of 256)							
	VPN	PPN	Valid	VPN	PPN	Valid	
	00	28	1	08	13	1	
	01	-	0	09	17	1	
	02	33	1	0A	09	1	
	03	02	1	0B	-	0	
	04	-	0	0C	-	0	
	05	16	1	0D	2D	1	
	06	-	0	0E	11	1	
	07	-	0	0F	0D	1	
- 27 -							15-213, F'07

