CS:APP Chapter 4 Computer Architecture Instruction Set Architecture

Randal E. Bryant

Carnegie Mellon University

http://csapp.cs.cmu.edu

CS:APP2e

Instruction Set Architecture


Assembly Language View

- Processor state
 - Registers, memory, ...
- Instructions
 - addl, pushl, ret, ...
 - How instructions are encoded as bytes


Layer of Abstraction

-2-

- Above: how to program machine
 - Processor executes instructions in a sequence
- Below: what needs to be built
 - Use variety of tricks to make it run fast
 - E.g., execute multiple instructions simultaneously



Y86 Processor State



- Program Registers
 - Same 8 as with IA32. Each 32 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - » ZF: Zero SF:Negative OF: Overflow
- Program Counter
 - Indicates address of next instruction
- Program Status
 - Indicates either normal operation or some error condition
- Memory

-3-

- Byte-addressable storage array
- Words stored in little-endian byte order



Y86 Instruction Set #1

Byte	0	1		2	3	4	5
halt	0 0]					
nop	1 0]					
cmovXX rA, rB	2 fn	rA	rB				
irmovl V, rB	3 0	8	rB			V	
rmmovl rA, D(rB)	4 0	rA	rB			D	
mrmovl D(rB), rA	5 0	rA	rB			D	
OPl rA, rB	6 fn	rA	rB				
jxx Dest	7 fn				Dest]
call Dest	8 0				Dest]
ret	9 0]					
pushl rA	A 0	rA	8				
popl rA	в 0	rA	8				

CS:APP2e

Y86 Instructions


Format

- 1–6 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with IA32
- Each accesses and modifies some part(s) of the program state



Y86 Ins	struction Set #2	(rrmovl	7 0
Byte	0 1 2 3 4 5		
halt	0 0	cmovle	7 1
nop	1 0	cmovl	7 2
cmovXX rA, rB	2 fn rA rB ────	cmove	7 3
irmovl V, rB	3 0 8 rB V	cmovne	7 4
rmmovl rA, D(rB)	4 0 rA rB D	cmovge	7 5
mrmovl D(rB), rA	5 0 rA rB D	cmovg	7 6
OPl rA, rB	6 fn rA rB		
jxx Dest	7 fn Dest		
call Dest	8 0 Dest		
ret	9 0		
pushl rA	A 0 rA 8		
popl rA	B 0 rA 8		CS:APP2e

Y86 Instruction Set #3



Y86 Instruction Set #4

Byte	0	1	2	3	4	5			
halt	0 0								
nop	1 0								
rrmovl rA, rB	2 fr	rA rB							
irmovl V, rB	3 0	8 rB			V				
<pre>rmmovl rA, D(rB)</pre>	4 0	rA rB			D			(imr	7 0
mrmovl D(rB), rA	5 0	rA rB			D			jmp	
OPl rA, rB	6 fr	rA rB						jle	
jxx Dest	7 fr		D	est				jl	7 2
call Dest	8 0		D	est		1	\rightarrow	<pre> { je }</pre>	7 3
ret	9 0	-						jne	e 7 4
			l					jge	2 7 5
pushl rA	A 0	rA 8						ja	7 6
popl rA	B 0	rA 8							CS:APP2e

Encoding Registers

Each register has 4-bit ID

%eax	0	%esi	6
%ecx	1	%edi	7
%edx	2	%esp	4
%ebx	3	%ebp	5

Same encoding as in IA32


Register ID 15 (0xF) indicates "no register"

Will use this in our hardware design in multiple places

Addition Instruction Generic Form Add1 rA, rB 6 0 rArB

- Add value in register rA to that in register rB
 - Store result in register rB
 - Note that Y86 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addl %eax,%esi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Arithmetic and Logical Operations



Subtract (rA from rB)

subl rA, rB 6 1 rA rB

And

andl rA, rB 6 2 rA rB


Exclusive-Or

xorl rA, rB 6 3 rA rB

- Refer to generically as "OP1"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect



Move Operations



- Like the IA32 movl instruction
- Simpler format for memory addresses
- Give different names to keep them distinct


Move Instruction Examples

IA32	Y86	Encoding
movl \$0xabcd, %edx	irmovl \$0xabcd, %edx	30 82 cd ab 00 00
movl %esp, %ebx	rrmovl %esp, %ebx	20 43
<pre>movl -12(%ebp),%ecx</pre>	<pre>mrmovl -12(%ebp),%ecx</pre>	50 15 f4 ff ff ff
<pre>movl %esi,0x41c(%esp)</pre>	<pre>rmmovl %esi,0x41c(%esp)</pre>	40 64 1c 04 00 00

<pre>movl \$0xabcd, (%eax)</pre>	—
<pre>movl %eax, 12(%eax,%edx)</pre>	_
<pre>movl (%ebp,%eax,4),%ecx</pre>	_

Conditional Move Instructions


Move Unconditionally



- Refer to generically as "cmovXX"
- Encodings differ only by "function code"
- Based on values of condition codes
- Variants of rrmovl instruction
 - (Conditionally) copy value from source to destination register


Jump Instructions

Jump Unconditionally



- Refer to generically as "jxx"
- Encodings differ only by "function code"
- Based on values of condition codes
- Same as IA32 counterparts
- Encode full destination address
 - Unlike PC-relative addressing seen in IA32

Y86 Program Stack



- Region of memory holding program data
- Used in Y86 (and IA32) for supporting procedure calls
- Stack top indicated by %esp
 - Address of top stack element
- Stack grows toward lower addresses
 - Top element is at highest address in the stack
 - When pushing, must first decrement stack pointer
 - After popping, increment stack pointer






- Decrement %esp by 4
- Store word from rA to memory at %esp
- Like IA32




- Read word from memory at %esp
- Save in rA
- Increment %esp by 4
- Like IA32

Subroutine Call and Return



- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like IA32



- Pop value from stack
- Use as address for next instruction
- Like IA32



Miscellaneous Instructions

nop	1	0	

Don't do anything

	_		
halt	0	0	

- Stop executing instructions
- IA32 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt



Status Conditions

Mnemonic	Code	Normal operation
AOK	1	
Mnemonic	Code	Halt instruction encountered
HLT	2	
		Bad address (either instruction or data)
Mnemonic	Code	encountered
ADR	3	
Mnemonic	Code	Invalid instruction encountered
INS	4	

Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution

Writing Y86 Code

Try to Use C Compiler as Much as Possible

- Write code in C
- Compile for IA32 with gcc34 -01 -S
 - Newer versions of GCC do too much optimization
 - Use ls /usr/bin/gcc* to find what versions are available

3

Transliterate into Y86

Coding Example

Find number of elements in null-terminated list

int len1(int a[]);

$$a \rightarrow 5043$$

$$6125$$

$$7395$$

$$0$$



First Try

Write typical array code

```
/* Find number of elements in
    null-terminated list */
int len1(int a[])
{
    int len;
    for (len = 0; a[len]; len++)
        ;
    return len;
}
```

Problem

- Hard to do array indexing on Y86
 - Since don't have scaled addressing modes

L5:	
incl	%eax
cmpl	\$0, (%edx,%eax,4)
jne L5	

■ Compile with gcc34 -01 -S



Second Try

Write with pointer code

Result

Don't need to do indexed addressing

```
/* Find number of elements in
    null-terminated list */
int len2(int a[])
{
    int len = 0;
    while (*a++)
        len++;
    return len;
}
```

.L11:	
incl	%ecx
movl	(%edx), %eax
addl	\$4, %edx
testl	%eax, %eax
jne .L11	

■ Compile with gcc34 -01 -S

1

IA32 Code

- 24 -

Setup

<pre>len2: push1 %ebp mov1 %esp, %ebp</pre>	
<pre>movl 8(%ebp), %edx movl \$0, %ecx movl (%edx), %eax addl \$4, %edx testl %eax, %eax je .L13</pre>	

Y86 Code

Setup

.en2:
<pre>pushl %ebp # Save %ebp</pre>
rrmovl %esp, %ebp
pushl %esi
<pre>irmovl \$4, %esi # Constant 4</pre>
pushl %edi
<pre>irmovl \$1, %edi # Constant 1</pre>
<pre>mrmovl 8(%ebp), %edx # Get a</pre>
<pre>irmovl \$0, %ecx # len = 0</pre>
<pre>mrmovl (%edx), %eax # Get *a</pre>
addl %esi, %edx
andl %eax, %eax
je Done # If zero, goto Done

- Need constants 1 & 4
- Store in callee-save registers

Use and to test register

CS:APP2e

IA32 Code

Loop

Y86 Code

Loop

L11:		
incl	%ecx	
movl	(%edx)	, %eax
addl	\$4, %ed	lx
testl	<pre>%eax,</pre>	%eax
jne .	L11	

Loop:
addl %edi, %ecx # len++
<pre>mrmovl (%edx), %eax # Get *a</pre>
addl %esi, %edx
andl %eax, %eax
jne Loop # If !0, goto Loop

IA32 Code

Finish

Finish

.L13:	Done:	
movl %ecx, %eax	popl %edi	<pre>%eax # return len # Restore %edi</pre>
leave		<pre># Restore %esi %esp # Restore SP # Restore FP</pre>
ret	ret	



Y86 Sample Program Structure #1

init:	# Initialization	
••• call Main		Program starts at
halt		address 0
IIdit		Must set up stack
.align 4	# Program data	Where located
array:		Pointer values
• • •		Make sure don't
		overwrite code!
Main:	# Main function	Must initialize data
call len2		
••••		
len2:	# Length function	
• • •		
.pos 0x100 Stack:	# Placement of stack	
Deach.		

Y86 Program Structure #2

```
init:
   irmovl Stack, %esp # Set up SP
  irmovl Stack, %ebp # Set up FP
  call Main
                       # Execute main
  halt
                       # Terminate
# Array of 4 elements + terminating 0
   .align 4
array:
   .long 0x000d
   .long 0x00c0
   .long 0x0b00
   .long 0xa000
   .long 0
```

- Program starts at address 0
- Must set up stack
- Must initialize data
- Can use symbolic names

Y86 Program Structure #3

Set up call to len2

- Follow IA32 procedure conventions
- Push array address as argument

- 29 -

Assembling Y86 Program

unix> yas len.ys

Generates "object code" file len.yo

Actually looks like disassembler output

0x000:	.pos 0
0x000: 30f400010000	init: irmovl Stack, %esp # Set up stack pointer
0x006: 30f500010000	<pre>irmovl Stack, %ebp # Set up base pointer</pre>
0x00c: 8028000000	call Main # Execute main program
0x011: 00	halt # Terminate program
	<pre># Array of 4 elements + terminating 0</pre>
0x014:	.align 4
0x014:	array:
0x014: 0d000000	.long 0x000d
0x018: c0000000	.long 0x00c0
0x01c: 000b0000	.long 0x0b00
0x020: 00a00000	.long 0xa000
0x024: 00000000	.long 0

Simulating Y86 Program

unix> yis len.yo

Instruction set simulator

- Computes effect of each instruction on processor state
- Prints changes in state from original

	n 50 steps a o registers:		Status 'HLT', C	C Z=1 S=0 O=0
%eax:		0x00000000	0x0000004	
%ecx:		0x00000000	$0 \ge 0 \ge$	
%edx:		0x00000000	0x0000028	
%esp:		0x00000000	$0 \ge 0 \ge$	
%ebp:		0x00000000	0x0000100	
Changes t	o memory:			
0x00ec:		0x00000000	0x00000f8	
0x00f0:		0x00000000	0x0000039	
0x00f4:		0x00000000	$0 \ge 0 \ge$	
0x00f8:		0x00000000	$0 \ge 0 \ge$	
0x00fc:		0x0000000	0x0000011	

CISC Instruction Sets

- Complex Instruction Set Computer
- Dominant style through mid-80's

Stack-oriented instruction set

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

Arithmetic instructions can access memory

- addl %eax, 12(%ebx,%ecx,4)
 - requires memory read and write
 - Complex address calculation

Condition codes

Set as side effect of arithmetic and logical instructions

Philosophy

- 32 -

Add instructions to perform "typical" programming tasks

CS:APP2e

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries

Only load and store instructions can access memory

Similar to Y86 mrmovl and rmmovl

No Condition codes

Test instructions return 0/1 in register

MIPS Registers

\$0	\$0	(
\$1	\$at	F
\$2	\$v0	F
\$3	\$v1	•
\$4	\$a0	
\$5	\$a1	F
\$6	\$a2	•
\$7	\$a3	
\$8	\$t0	
\$9	\$t1	
\$10	\$t2	(
\$11	\$t3	(
\$12	\$t4	Ċ
\$13	\$t5	
\$14	\$t6	
\$15	\$t7	
1		

Constant 0 Reserved Temp.

Return Values

Procedure arguments

Caller Save Temporaries: May be overwritten by called procedures

-		
\$16	\$s0	
\$17	\$s1	
\$18	\$s2	
\$19	\$s3	
\$20	\$s4	
\$21	\$s5	
\$22	\$s6	
\$23	\$s7	
\$24	\$t8	
\$25	\$t9	
\$26	\$k0	
\$27	\$k1	
\$28	\$gp	
\$29	\$sp	
\$30	\$s8	
\$31	\$ra	

Callee Save Temporaries: May not be overwritten by called procedures

Caller Save Temp

Reserved for Operating Sys

Global Pointer

Stack Pointer

Callee Save Temp

Return Address

MIPS Instruction Examples

Ra	Rb	Rd	00000	Fn
,\$2 , \$1	# Re	gister ad	ld: \$3 =	\$2+\$1
Ra	Rb		Immediat	e
,\$2 , 3145	; # Im	mediate a	add: \$3 =	\$2+3145
\$2 , 2	# Sh	ift left:	\$3 = \$2	<< 2
Ra	Rb		Offset	
\$2,dest	# Br	ranch whe	n \$3 = \$2	2
Ra	Rb		Offset	
lw \$3,16(\$2)		ad Word:	\$3 = M[\$2+16]
L6(\$2) # Store Word: M[\$2+16] = \$3				6] = \$3 CS:
	,\$2,\$1 Ra ,\$2, 3145 \$2,2 Ra \$2,dest \$2,dest Ra 6(\$2)	,\$2,\$1 # Ref Ra Rb ,\$2,3145 # Image ,\$2,3145 # Sh ,\$2,2 # Sh Ra Rb \$2,2 # Sh Ra Rb \$2, dest # Br 6(\$2) # Lo	\$2,\$1# Register adRaRb\$2,3145# Immediate a\$2,3145# Immediate a\$2,2# Shift left:RaRb\$2,dest# Branch wheRaRb\$6(\$2)# Load Word:	\$2,\$1# Register add: $$3 =$ RaRbImmediate $$2,3145$ # Immediate add: $$3 =$ $$2,2$ # Shift left: $$3 = 2 RaRbOffset $$2,dest$ # Branch when $$3 = 2 RaRbOffset $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$ $$4$ $$3$

CISC vs. RISC

Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

Current Status

- For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
- For embedded processors, RISC makes sense
 - Smaller, cheaper, less power
 - Most cell phones use ARM processor



Y86 Instruction Set Architecture

- Similar state and instructions as IA32
- Simpler encodings
- Somewhere between CISC and RISC

How Important is ISA Design?

- Less now than before
 - With enough hardware, can make almost anything go fast
- Intel has evolved from IA32 to x86-64
 - Uses 64-bit words (including addresses)
 - Adopted some features found in RISC
 - » More registers (16)
 - » Less reliance on stack

