
### Lecture 2: Pipelining and Instruction-Level Parallelism

15-418 Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2019

#### Many kinds of processors



#### Why so many? What differentiates these processors?

CMU 15-418/15-618, Spring 2019

#### Why so many kinds of processors?

#### Each processor is designed for different kinds of programs



- GPUs

• Many others: Deep neural networks, Digital signal processing, Etc.

#### Parallelism pervades architecture

- Speeding up programs is all about parallelism
  - 1) Find independent work
  - 2) Execute it in parallel
  - 3) Profit
- Key questions:
  - Where is the parallelism?
  - Whose job is it to find parallelism?

#### Where is the parallelism?

Different processors take radically different approaches


- CPUs: Instruction-level parallelism
  - Implicit
  - Fine-grain
- GPUs: Thread- & data-level parallelism
  - Explicit
  - Coarse-grain

### Whose job to find parallelism?

Different processors take radically different approaches


- CPUs: Hardware dynamically schedules instructions
  - Expensive, complex hardware → Few cores (tens)
  - (Relatively) Easy to write fast software
- GPUs: Software makes parallelism explicit
  - Simple, cheap hardware → Many cores (thousands)
  - (Often) Hard to write fast software

Pentium 4"Northwood" (2002)




- Pentium 4 "Northwood" (2002)
- Highlighted areas actually execute instructions


→ <u>Most area spent</u> on scheduling (not on executing the program)



AMD Fiji (2015)



- AMD Fiji (2015)
- Highlighted areas actually execute instructions
  - ➔ Most area spent executing the program
    - (Rest is mostly I/O & memory, not scheduling)




#### Today you will learn...

How CPUs exploit ILP to speed up straight-line code

- Key ideas:
  - Pipelining & Superscalar: Work on multiple instructions at once
  - <u>Out-of-order execution</u>: Dynamically schedule instructions whenever they are "ready"
  - Speculation: Guess what the program will do next to discover more independent work, "rolling back" incorrect guesses
- CPUs must do all of this while preserving the <u>illusion</u> that instructions execute in-order, one-at-a-time

#### In other words... Today is about:



### Buckle up!

### ...But please ask questions!

CMU 15-418/15-618, Spring 2019

### Example: Polynomial evaluation • Compiling on ARM

```
int poly(int *coef,
         int terms, int x) {
  int power = 1;
 int value = 0;
  for (int j = 0; j < terms; j++) {
   value += coef[j] * power;
    power *= x;
  }
  return value;
}
```

CMU 15-418/15-618, Spring 2019

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[0]
r4: power
r5: coef[j]
```

```
poly:
          r1, #0
  cmp
  ble
          .L4
  push
          {r4, r5}
          r3, r0
  mov
  add
          r1, r0, r1, lsl #2
          r4, #1
  movs
          r0, #0
 movs
.L3:
 ldr
          r5, [r3], #4
          r1, r3
  Cmp
  mla
          r0, r4, r5, r0
  mul
          r4, r2, r4
  bne
          .L3
          {r4, r5}
  pop
          lr
  bx
.L4:
          r0, #0
  movs
          lr
  bx
```

#### Compiling on ARM

```
int poly(int *coef,
         int terms, int x) {
  int power = 1;
  int value = 0;
  for (int j = 0; j < terms; j++) {</pre>
    value += coef[j] * power;
    power *= x;
  return value;
```

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[0]
r4: power
r5: coef[j]
```

M	poly:	poly:				
	cmp	r1, #0	Preamble			
	ble	.L4	ear			
	push	{r4, r5}	Pre			
t x) {	mov	r3, r0				
	add	r1, r0, r1, lsl	#2			
	movs	r4, #1				
	movs	r0, #0				
tormer in ) (	.L3:					
<pre>terms; j++) {</pre>	ldr	r5, [r3], #4	u			
power;	Cmp	r1, r3	atic			
	mla	r0, r4, r5, r0	lteration			
	mul	r4, r2, r4	Ŧ			
	bne	.L3				
		{r4, r5}				
	bx	lr	•—			
	.L4:		Fini			
		r0, #0				
CMU 15-418/15-618, Spr	ing 201 <mark>9 bx</mark>	lr				

Compiling on ARM

r0: value

r4: power

r5: coef[j]

r3: &coef[j]

r2: x

r1: &coef[terms]

Executing poly(A, 3, x)

cmp r1, #0
ble .L4
push {r4, r5}
mov r3, r0
add r1, r0, r1, lsl #2
movs r4, #1
movs r0, #0
ldr r5, [r3], #4
cmp r1, r3
mla r0, r4, r5, r0
mul r4, r2, r4
bne .L3

Executing poly(A, 3, x)


cmp ble push mov add movs	r1, #0 .L4 {r4, r5} r3, r0 r1, r0, r1, lsl r4, #1	2# Σ
movs	r0, #0	
ldr	r5, [r3], #4	ion
cmp	r1, r3	teration
mla	r0, r4, r5, r0	•—
mul	r4, r2, r4	0
bne	.L3	Ľ.

Executing poly(A, 3, x)

стр	r1, #0	ble			
ble	.L4	Preamble	ldr	r5, [r3], #4	n
push	{r4, r5}	re	cmp	r1, r3	atic
mo∨	r3, r0	-	mla	r0, r4, r5, r0	ter
add	r1, r0, r1, lsl	#2	mul	r4, r2, r4	J=1 iteration
MOVS	r4, #1		bne	.L3	<u> </u>
MOVS	r0, #0		ldr	r5, [r3], #4	uo
ldr	r5, [r3], #4	uo	cmp	r1, r3	iteration
стр	r1, r3	iteration	mla	r0, r4, r5, r0	ite
mla	r0, r4, r5, r0	Itel	mul	r4, r2, r4	J=2
mul	r4, r2, r4	0	bne	.L3	÷
bne	.L3	÷	рор	{r4, r5}	Fini
			bx	lr	Ű.

CMU 15-418/15-618, Spring 2019

Executing poly(A, 3, x)



#### The software-hardware boundary


- The instruction set architecture (ISA) is a <u>functional</u> <u>contract</u> between hardware and software
  - It says what each instruction does, but not how
  - Example: Ordered sequence of x86 instructions
- A processor's microarchitecture is how the ISA is implemented


#### Arch : $\mu$ Arch :: Interface : Implementation


### Simple CPU model

- Execute instructions in program order
- Divide instruction execution into stages, e.g.:
  - 1. Fetch get the next instruction from memory
  - I 2. Decode figure out what to do & read inputs
  - 3. Execute perform the necessary operations
  - 4. Commit write the results back to registers / memory
  - (Real processors have many more stages)

ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 r4, r2, r4 mul bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3









from memory

ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 r4, r2, r4 mul bne .L3 ldr r5, [r3], #4 r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




2. Decode "ldr r5, [r3] #4" and read input regs

ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3



ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3


. . .




4. Write values into regs r5 and r3

CMU 15-418/15-618, Spring 2019


ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




ldr r5, [r3], #4 r1, r3 cmp mla r0, r4, r5, r0 r4, r2, r4 mul bne .L3 r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3



# Evaluating polynomial on the simple CPU model How fast is this processor?




### Simple CPU is very wasteful




### Pipelining

CMU 15-418/15-618, Spring 2019


Idea: Start on the next instr'n immediately




Idea: Start on the next instr'n immediately




Idea: Start on the next instr'n immediately




Idea: Start on the next instr'n immediately



Idea: Start on the next instr'n immediately



Idea: Start on the next instr'n immediately



# Evaluating polynomial on the pipelined CPU How fast is this processor?

Latency? Throughput? 1 ns TIME ldr mla|mul bne ldr cmp mla|mul Fetch bne cmp ldr mla|mul bne | 1dr cmp | mla Decode mu] cmp ldr mla mul bne ldr mla Execute cmp cmp bne mla | mul ldr ldr Commit cmp cmp Throughput = 1 instr / ns

Latency = 4 ns / instr

**4X speedup!** 

CMU 15-418/15-618, Spring 2019

## Speedup achieved through pipeline parallelism

			TIME		Processor works on 4 instructions at a time					
Fetch	ldr	стр	mla	mul	bne	ldr	cmp	mla	mul	bne
Decode		ldr	стр	mla	mul	bne	ldr	cmp	mla	mul
Execute			ldr	стр	mla	mul	bne	ldr	стр	mla
Commit				ldr	стр	mla	mul	bne	ldr	стр

#### Limitations of pipelining

- Parallelism requires <u>independent</u> work
- Q: Are instructions independent?
- A: No! Many possible hazards limit parallelism...

#### Data hazards

ldr ra, [rb], #4 // ra ← Memory[rb]; rb ← rb + 4 cmp rc, rd // rc ← rd + re


Q: When can the CPU pipeline the cmp behind 1dr?

Fetch	ldr	стр				
Decode		ldr	cmp			
Execute			ldr	стр		
Commit				ldr	стр	

- A: When they use different registers
  - Specifically, when cmp does not read any data written by ldr
  - E.g., rb != rd


Cannot pipeline cmp (1dr writes r3)

ldr r5, [r3], #4 r1,<sup>\*</sup>r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 .L3 bne r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




Cannot pipeline cmp (1dr writes r3)


ldr r5, **[**r3], #4 r1,<sup>\*</sup>r3 cmp mla r0, r4, r5, r0 mul r4, r2, r4 .L3 bne r5, [r3], #4 ldr r1, r3 cmp r0, r4, r5, r0 mla r4, r2, r4 mul bne .L3




Cannot pipeline cmp (1dr writes r3)



Cannot pipeline cmp (1dr writes r3)



Cannot pipeline cmp (1dr writes r3)



### Stalling degrades performance


			TIME		instructions at a tim					ime	
Fetch	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	
Decode		ldr	стр	mla	mul	bne	ldr	стр	mla	mul	
Execute			ldr		стр	mla	mul	bne	ldr		
Commit				ldr		стр	mla	mul	bne	ldr	

Processor works on <u>3</u>

- But stalling is sometimes unavoidable
  - E.g., long-latency instructions (divide, cache miss)

#### Dealing with data hazards: Forwarding data


Wait a second... data is available after Execute!



Forwarding eliminates many (not all) pipeline stalls

#### Pipelining is not free!


- Q: How well does forwarding scale?
- A: Not well... many forwarding paths in deep & complex pipelines




#### Control hazards + Speculation

- Programs must appear to execute in program order
   All instructions depend on earlier ones
- Most instructions implicitly continue at the next...
- But branches redirect execution to new location


#### What if we always fetch the next instruction?




#### What if we always fetch the next instruction?



#### What if we always fetch the next instruction?



What if we always fetch the next instruction?



(Loop not finished)

#### Pipeline flushes destroy performance INF Processor works on <u>2 or 3</u> instructions at a time

Fetch	ldr	стр	mla	mul	bne			ldr	cmp	mla
Decode		ldr	стр	mla	mul	bne			ldr	стр
Execute			ldr	стр	mla	mul	bne			ldr
Commit				ldr	стр	mla	mul	bne		

Penalty <u>increases</u> with deeper pipelines

### Dealing with control hazards: Speculation!

- Processors do not wait for branches to execute
- Instead, they speculate (i.e., guess) where to go next + start fetching
- Modern processors use very sophisticated mechanisms
  - E.g., speculate in Fetch stage—before processor even knows instrn is a branch!
  - >95% prediction accuracy
  - Still, branch mis-speculation is major problem

### Pipelining Summary

- Pipelining is a simple, effective way to improve throughput
  - N-stage pipeline gives up to  $N \times$  speedup
- Pipelining has limits
  - Hard to keep pipeline busy because of hazards
  - Forwarding is expensive in deep pipelines
  - Pipeline flushes are expensive in deep pipelines

#### $\blacktriangleright$ Pipelining is ubiquitous, but tops out at $N \approx 15$

### **Out-of-Order Execution**


CMU 15-418/15-618, Spring 2019


### Increasing parallelism via dataflow


- Parallelism limited by many false dependencies, particularly sequential program order
- <u>Dataflow</u> tracks how instructions actually depend on each other
  - True dependence: read-after-write

#### Dataflow increases parallelism by eliminating unnecessary dependences


### Example: Dataflow in polynomial evaluation









```
ldr r5, [r3], #4
cmp r1, r3
mla r0, r4, r5, r0
mul r4, r2, r4
bne .L3
```





### Example: Dataflow polynomial execution


- Execution <u>only</u>, with perfect scheduling & unlimited execution units
  - Idr, mul execute in 2 cycles
  - cmp, bne execute in 1 cycle
  - mla executes in 3 cycles
- Q: Does dataflow speedup execution? By how much?
- Q: What is the performance bottleneck?
















CMU 15-418/15-618, Spring 2019






#### Example: Dataflow polynomial execution

- Q: Does dataflow speedup execution? By how much?
  - Yes! 3 cycles / loop iteration
  - Instructions per cycle (IPC) =  $5/3 \approx 1.67$ (vs. 1 for perfect pipelining)
- Q: What is the performance bottleneck?
  - mla: Each mla depends on previous mla & takes 3 cycles
  - → This program is **latency-bound**


#### Out-of-order (OoO) execution uses dataflow to increase parallelism

- Idea: Execute programs in dataflow order, but give the *illusion* of sequential execution
- This is a "restricted dataflow" model
  - Restricted to instructions near those currently committing
  - (Pure dataflow processors also exist that expose dataflow to software)

#### High-level OoO microarchitecture




#### OoO is hidden behind in-order frontend & commit



Instructions only enter & leave instruction buffer in program order; all bets are off in between!

#### Example: OoO polynomial evaluation

- Q: Does OoO speedup execution? By how much?
- Q: What is the performance bottleneck?
- Assume perfect forwarding & branch prediction



Fetch & Decode	ldr	стр			
Execute		10	dr	стр	
Commit				ldr	стр

Fetch & Decode	ldr	стр	mla				
Execute		10	dr	стр		mla	
Commit				ldr	стр		mla

Fetch & Decode	ldr	стр	mla	mul					
Execute		10	dr	стр		mla	mı	IJ	
Commit				ldr	стр		mla		mul

Fetch & Decode	ldr	стр	mla	mul	bne					
Execute		10	lr	стр		mla	mı	J	bne	
Commit				ldr	стр		mla		mul	bne


Fetch & Decode	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	1dr
Execute		10	dr	стр		mla		mı	mul		ldr		стр	mla		
Commit				ldr	стр			mla		mul	bne		ldr	стр		

Fetch & Decode	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	ldr
Execute		10	dr	стр		mla		mul		bne	ne ldr		стр	mla		
Commit				ldr	стр			mla		mul	bne		ldr	стр		

- Wait a minute... this isn't OoO... or even faster than a simple pipeline!
- Q: What went wrong?
- A: We're throughput-limited: can only issue 1 instrn

### High-level **Superscalar** OoO microarchitecture

• Must increase pipeline width to increase ILP > 1



CMU 15-418/15-618, Spring 2019

	Fetch & Decode	ldr cmp	cmp r1 mla r0	L, ),	r3 r4,	], #4 r5, r
-	Execute		bne .L ldr r5 cmp r1 mla r0 mul r4	_3 5, L, ),	r3	], #4 r5, r
	Commit					

r0

r0


Fetch & Decode	ldr	mla	bne	стр	mul
Decode	стр	mul	ldr	mla	bne
Execute					
Commit					


ldr	r5,	[r3], #4
стр	r1,	r3
mla	r0,	r4, r5, r0
mul	r4,	r2, r4
bne	.L3	
ldr	r5,	[r3], #4
ldr cmp	r5, r1,	/
	r1,	/
стр	r1, r0,	r3


Fetch &	ldr	mla	bne	стр	mul
Decode	стр	mul	ldr	mla	bne
		٦٥	lr		
Execute					
Commit					


ldr r5\_\_[r3], #4 cmp r0, r4, **\***5, r0 mla r2, r4 r4, mul .13 bne ldr r5, [r3], #4 r1, r3 cmp r0, r4, r5, r0 mla mu] r4, r2, r4 .13 bne

Fetch &	ldr	mla	bne	стр	mul
Decode	стр	mul	ldr	mla	bne
		٦٢	dr		
Execute					
			mı	u]	
Commit					












Commit





Commit



ldr

cmp

mla

mul

bne


ldr

cmp


mla

mu1

bne



CMU 15-418/15-618, Spring 2019



CMU 15-418/15-618, Spring 2019

Fetch &	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr
Decode	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр
		٦٢	dr	стр	bne	mı	J	٦٢	lr	стр	bne	mı	J I	٦٢	lr	стр
Execute			mla		mla	mla		mla			mla			mla		
		mu			٦٢	lr	стр	bne	mı	J I	٦٢	lr	стр	bne	mı	1]
<b>C</b>				ldr	стр		mla	bne	стр	mla	bne	стр	mla	bne	стр	mla
Commit							mul	ldr		mul	ldr		mu 1	ldr		mul

CMU 15-418/15-618, Spring 2019

One loop iteration / 3 cycles!

### Structural hazards: Other throughput limitations

- Execution units are specialized
  - Floating-point (add/multiply)
  - Integer (add/multiply/compare)
  - Memory (load/store)
- Processor designers must choose <u>which</u> execution units to include and <u>how many</u>
- Structural hazard: Data is ready, but instr'n cannot issue because no hardware is available

### Example: Structural hazards can severely limit performance

Fetch & Decode	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr
	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр	mul	ldr	mla	bne	стр
Mem Execute		ldr		ldr			10	dr	r ldr			ldr		ldr		
Int Execute				стр	bne	стр	bne		стр	bne	стр	bne		стр	bne	стр
Mult Execute					mla		mul		mla		mul		mla		mul	
Commit				ldr	стр	mla		mul	ldr		mla		mul	ldr		mla
								bne	SMD				bne	стр		

CMU 15-418/15-618, Spring 2019

One loop iteration / 5 cycles 😕

#### Superscalar scheduling is complex & hard to scale

- Q: When is it safe to issue two instructions?
- A: When they are independent
  - Must compare <u>all</u> pairs of input and output registers
- Scalability:  $O(W^2)$  comparisons where W is issue width


#### OoO x86: Microcoding

- Each x86 instruction describes several operations
  - E.g., add [esp+4], 5 means:
    - 1. Load Mem[esp+4]
    - 2. Add 5 to it
    - 3. Store result to Mem[esp+4]
- This is too much for (fast) hardware
- Instead, hardware decodes instr'ns into micro-ops
   Rest of pipeline uses micro-ops

#### ...But wait, there's more!

- Many issues we could not touch on
- How to eliminate false dependences
  - E.g., write-after-read / write-after-write
- How to track dependences through memory
  - E.g., store→load forwarding
- How to rollback mis-speculations

#### Recall from last time: ILP tapped out... why?



CMU 15-418/15-618, Spring 2019

#### Limitations of ILP

- ILP works great! ...But is complex + hard to scale
- 4-wide superscalar × 20-stage pipeline = 80 instrns in flight
- High-performance OoO buffers hundreds of instructions
- Pipelines can only go so deep
  - Branch misprediction penalty grows
  - Frequency (GHz) limited by power
- Programs have limited ILP
  - Even with perfect scheduling, >8-wide issue doesn't help
- Dynamic scheduling overheads are significant
- Out-of-order scheduling is expensive

#### Limitations of ILP → Multicore

- ILP works great! ...But is complex + hard to scale
- From hardware perspective, multicore is much more efficient, but...

#### Parallel software is hard!

- Industry resisted multicore for as long as possible
- When multicore finally happened, CPU µarch simplified
   → more cores
- Many program(mer)s still struggle to use multicore effectively