Lecture 2: Pipelining and Instruction-Level Parallelism

15-418 Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2019

Many kinds of processors

Why so many? What differentiates these processors?

CMU 15-418/15-618, Spring 2019

Why so many kinds of processors?

Each processor is designed for different kinds of programs

- GPUs
	- **•** Programs with lots of independent work \rightarrow "Embarrassingly parallel"

■ Many others: Deep neural networks, Digital signal processing, Etc.

Parallelism pervades architecture

- Speeding up programs is all about parallelism
	- 1) Find independent work
	- 2) Execute it in parallel
	- 3) Profit
- Key questions:
	- **E** Where is the parallelism?
	- Whose job is it to find parallelism?

Where is the parallelism?

Different processors take radically different approaches

- CPUs: Instruction-level parallelism
	- Implicit
	- Fine-grain
- GPUs: Thread- & data-level parallelism
	- Explicit
	- Coarse-grain

Whose job to find parallelism?

Different processors take radically different approaches

- CPUs: Hardware dynamically schedules instructions
	- **Expensive, complex hardware** \rightarrow **Few cores (tens)**
	- (Relatively) Easy to write fast software
- GPUs: Software makes parallelism explicit
	- **E** Simple, cheap hardware \rightarrow Many cores (thousands)
	- (Often) Hard to write fast software

■ Pentium 4 "Northwood" (2002)

- \blacksquare Pentium 4 "Northwood" (2002)
- Highlighted areas actually execute instructions

 \rightarrow Most area spent on scheduling (not on executing the program)

 \blacksquare AMD Fiji (2015)

- \blacksquare AMD Fiji (2015)
- Highlighted areas actually execute instructions
	- \rightarrow Most area spent executing the program
		- (Rest is mostly I/O & memory, not scheduling)

Today you will learn…

How CPUs exploit ILP to speed up straight-line code

- Key ideas:
	- *Pipelining & Superscalar:* Work on multiple instructions at once
	- *Out-of-order execution:* Dynamically schedule instructions whenever they are "ready"
	- *Speculation*: Guess what the program will do next to discover more independent work, "rolling back" incorrect guesses
- CPUs must do all of this while preserving the <u>illusion</u> that instructions execute in-order, one-at-a-time

In other words… Today is about:

Buckle up!

…But please ask questions!

CMU 15-418/15-618, Spring 2019

```
int poly(int *coef,
         int terms, int x) {
  int power = 1;
  int value = 0;
  for (int j = 0; j < terms; j++) {
    value += coef[j] * power;
    power * = x;}
  return value;
}
```


CMU 15-418/15-618, Spring 2019

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[0]
r4: power
r5: coef[j]
```

```
p r1, #0
  ble .L4
  push {r4, r5}
  mov r3, r0
  add r1, r0, r1, lsl #2
  movs r4, #1
  movs r0, #0
  ldr r5, [r3], #4
  p r1, r3
  a r0, r4, r5, r0
       r4, r2, r4
  e .L3
  pop {r4, r5}
       bx lr
  movs r0, #0
bx lr
```
■ Compiling on ARM

```
int poly(int *coef,
         int terms, int x) {
  int power = 1;
  int value = 0;
  for (int j = 0; j < terms; j_{++}) {
    value += coef[j] * power;
    power * = x;
  }
  return value;
}
```
r0: value r1: &coef[terms] r2: x r3: &coef[0] r4: power r5: coef[j]

■ Compiling on ARM

```
for (int j = 0; j < terms; j++) {
  value += coef[j] * power;
  power * = x;
}
.L3:
 ldr r5, [r3], #4 // r5 <- coef[j]; j++ (two operations)
 \textsf{cmp} r1, r3 // compare: \frac{1}{1} < terms?
 mla r0, r4, r5, r0 // value += r5 * power (mul + add)
 mul r4, r2, r4 // power * = xbne L3 // repeat?
```
- r0: value
- r1: &coef[terms]
- r2: x
- r3: &coef[j]
- r4: power
- r5: coef[j]

Executing poly(A, 3, x)

cmp r1, #0 ble .L4 push {r4, r5} mov r3, r0 add r1, r0, r1, lsl #2 movs $r4, #1$ $movs$ r0, #0 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

Executing $poly(A, 3, x)$

Executing $poly(A, 3, x)$

CMU 15-418/15-618, Spring 2019

Executing poly(A, 3, x)

CMU 15-418/15-618, Spring 2019

The software-hardware boundary

- The *instruction set architecture (ISA)* is a functional contract between hardware and software
	- It says **what** each instruction does, but not **how**
	- Example: Ordered sequence of x86 instructions
- A processor's *microarchitecture* is how the ISA is implemented

Arch : μ Arch :: Interface : Implementation

Simple CPU model

- **Execute instructions in program order**
- Divide instruction execution into stages, e.g.:
	- \blacksquare 1. Fetch get the next instruction from memory
	- \blacksquare 2. Decode figure out what to do & read inputs
	- \blacksquare 3. Execute \blacksquare perform the necessary operations
	- \blacksquare 4. Commit write the results back to registers / memory
	- (Real processors have many more stages)

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0

mul r4, r2, r4

bne .L3

from memory

ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

2. Decode "ldr r5, [r3] #4" and read input regs

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

4. Write values into regs r5 and r3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

Evaluating polynomial on the simple CPU model *How fast is this processor?*

CMU 15-418/15-618, Spring 2019

Simple CPU is very wasteful

Pipelining

CMU 15-418/15-618, Spring 2019
Eldea: Start on the next instr'n immediately

Evaluating polynomial on the pipelined CPU *How fast is this processor?*

Fetch $| \text{Idr} |$ cmp $| \text{mla} |$ mul $| \text{bne} | \text{Idr} |$ cmp $| \text{mla} |$ mul $| \text{bne}$ Decode | $| \text{lar} | \text{cmp} | \text{mla} | \text{mul} | \text{bne} | \text{ldr} | \text{cmp} | \text{mla} | \text{mul}$ Execute \vert \vert ldr \vert cmp \vert mla \vert mul \vert bne \vert ldr \vert cmp \vert mla Commit \vert \vert \vert \vert \vert \vert \vert dr \vert cmp \vert mla \vert mul \vert bne \vert \vert dr \vert cmp TIME 1 ns *Latency? Throughput?*

Latency $=$ 4 ns $/$ instr

Throughput $= 1$ instr / ns **4X speedup!**

…

CMU 15-418/15-618, Spring 2019

Speedup achieved through **pipeline parallelism**

…

Limitations of pipelining

- Parallelism requires **independent** work
- Q: Are instructions independent?
- A: No! Many possible *hazards* limit parallelism…

Data hazards

ldr ra, [rb], #4 // ra \leftarrow Memory[rb]; rb \leftarrow rb + 4 cmp rc, rd $//$ rc \leftarrow rd + re

Q: When can the CPU pipeline the cmp behind ldr?

- \blacksquare A: When they use **different registers**
	- **E** Specifically, when cmp does not read any data written by ldr

$$
= E.g., rb := rd
$$

■ Cannot pipeline cmp (1dr writes r3)

ldr $r5,$ $\sqrt{r3}$, #4 cmp $r1, \nvert r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp $r1, r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

■ Cannot pipeline cmp (1dr writes r3)

ldr $r5,$ $\sqrt{r3}$, #4 cmp $r1,$ ⁴ $r3$ mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3 ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

■ Cannot pipeline cmp (1dr writes r3)

■ Cannot pipeline cmp (1dr writes r3)

■ Cannot pipeline cmp (1dr writes r3)

Stalling degrades performance

Fetch $| \text{Idr} |$ cmp $| \text{mla} |$ mul $| \text{bne} |$ dr $| \text{cmp} | \text{mla} |$ mul $| \text{bne}$ Decode | $| \cdot | \cdot |$ dr $| \cdot | \cdot | \cdot |$ and $| \cdot | \cdot | \cdot |$ Execute ldr cmp mla mul bne ldr Commit ldr cmp mla mul bne ldr … TIME **instructions at a time**

Processor works on 3

- But stalling is sometimes unavoidable
	- E.g., long-latency instructions (divide, cache miss)

Dealing with data hazards: Forwarding data

■ Wait a second... data is available after Execute!

▪ Forwarding eliminates many (not all) pipeline stalls

Pipelining is not free!

- Q: How well does forwarding scale?
- A: Not well... many forwarding paths in deep & complex pipelines

Control hazards + Speculation

- Programs must appear to execute *in program order* All instructions depend on earlier ones
- Most instructions implicitly continue at the next...
- But **branches** redirect execution to new location

■ What if we always fetch the next instruction?

■ What if we always fetch the next instruction?

■ What if we always fetch the next instruction?

 $\mathbb{P}^{\text{iteration}}$ \blacksquare What if we always fetch the next instruction?

(Loop not finished)

Pipeline flushes destroy performance TIME **Processor works on 2 or 3 instructions at a time**

…

Penalty increases with deeper pipelines

Dealing with control hazards: *Speculation!*

- **Processors do not wait for branches to execute**
- Instead, they speculate (i.e., guess) where to go next + start fetching
- Modern processors use very sophisticated mechanisms
	- E.g., speculate in Fetch stage—before processor even knows instrn is a branch!
	- \blacktriangleright 95% prediction accuracy
	- **Still, branch mis-speculation is major problem**

Pipelining Summary

- **Pipelining is a simple, effective way to improve** throughput
	- \blacksquare N -stage pipeline gives up to N \times speedup
- Pipelining has limits
	- Hard to keep pipeline busy because of hazards
	- **E** Forwarding is expensive in deep pipelines
	- **Pipeline flushes are expensive in deep pipelines**

\rightarrow Pipelining is ubiquitous, but tops out at $N \approx 15$

Out-of-Order Execution

CMU 15-418/15-618, Spring 2019

Increasing parallelism via dataflow

- Parallelism limited by many *false dependencies*, particularly *sequential program order*
- **<u>Dataflow</u>** tracks how instructions actually depend on each other
	- *True dependence*: read-after-write

Dataflow increases parallelism by eliminating unnecessary dependences

Example: Dataflow in polynomial evaluation

$$
\begin{pmatrix}\n\text{Idr} \\
\text{cmp} \\
\text{m1a} \\
\text{mu1} \\
\text{bne}\n\end{pmatrix}
$$

ldr r5, [r3], #4 cmp r1, r3 mla r0, r4, r5, r0 mul r4, r2, r4 bne .L3

Example: Dataflow polynomial execution

- **Execution only, with perfect scheduling & unlimited** execution units
	- ldr, mul execute in 2 cycles
	- cmp, bne execute in 1 cycle
	- mla executes in 3 cycles
- Q: Does dataflow speedup execution? By how much?
- Q: What is the performance bottleneck?

CMU 15 -418/15 -618, Spring 2019

Example: Dataflow polynomial execution

- Q: Does dataflow speedup execution? By how much?
	- Yes! 3 cycles / loop iteration
	- Instructions per cycle (IPC) = $5/3 \approx 1.67$ (vs. 1 for perfect pipelining)
- Q: What is the performance bottleneck?
	- mla: Each mla depends on previous mla & takes 3 cycles
	- → This program is latency-bound

Out-of-order (OoO) execution uses dataflow to increase parallelism

- **E** Idea: Execute programs in dataflow order, but give the *illusion* of sequential execution
- This is a "restricted dataflow" model
	- *Restricted* to instructions near those currently committing
	- (Pure dataflow processors also exist that expose dataflow to software)

High-level OoO microarchitecture

OoO is hidden behind in-order frontend & commit

E Instructions only enter & leave instruction buffer in program order; all bets are off in between!

Example: OoO polynomial evaluation

- Q: Does OoO speedup execution? By how much?
- Q: What is the performance bottleneck?
- Assume perfect forwarding & branch prediction

- \blacksquare Wait a minute... this isn't \bigcirc o \bigcirc ... or even faster than a simple pipeline!
- Q: What went wrong?
- A: We're **throughput-limited:** can only issue 1 instrn

High-level **Superscalar** OoO microarchitecture

■ Must increase *pipeline width* to increase ILP > 1

CMU 15-418/15-618, Spring 2019

Commit

 ldr $r5$, $[r3]$, #4 mla $\sqrt{r\theta}$, r4, r5, r0 mul \sqrt{r} , r2, r4 ldr $\sqrt{2} r5, \sqrt{2} [r3], #4$ cmp r1, r3 mla \bigwedge r0, r4, r5, r0 mul $\sqrt{4}$ r4, r2, r4 b ne \overline{a} . L3

 CMD

bne.

CMU 15-418/15-618, Spring 2019

CMU 15-418/15-618, Spring 2019

CMU 15-418/15-618, Spring 2019

One loop iteration / 3 cycles!

Structural hazards: Other throughput limitations

- **Execution units are specialized**
	- Floating-point (add/multiply)
	- Integer (add/multiply/compare)
	- Memory (load/store)
- **Processor designers must choose which execution** units to include and how many
- *Structural hazard:* Data is ready, but instr'n cannot issue because no hardware is available

Example: Structural hazards can severely limit performance

CMU 15-418/15-618, Spring 2019

One loop iteration / 5 cycles

Superscalar scheduling is complex & hard to scale

- \blacksquare Q: When is it safe to issue two instructions?
- A: When they are independent
	- **Nust compare all pairs of input and output registers**
- \blacksquare Scalability: $O(W^2)$ comparisons where W is issue width

OoO x86: Microcoding

■ Each x86 instruction describes several operations

- \blacksquare E.g., add [esp+4], 5 means:
	- 1. Load Mem[esp+4]
	- 2. Add 5 to it
	- 3. Store result to Mem[esp+4]
- **This is too much for (fast) hardware**
- Instead, hardware decodes instr'ns into *micro-ops* \rightarrow Rest of pipeline uses micro-ops

…But wait, there's more!

- **Many issues we could not touch on**
- How to eliminate *false dependences*
	- **E.g., write-after-read / write-after-write**
- How to track dependences through memory **E.g., store > load forwarding**

How to rollback mis-speculations

Recall from last time: ILP tapped out… why?

Limitations of ILP

- \blacksquare ILP works great! ...But is complex $+$ hard to scale
- \blacksquare 4-wide superscalar \times 20-stage pipeline \equiv **80** instrns in flight
- High-performance OoO buffers hundreds of instructions
- Pipelines can only go so deep
	- **E** Branch misprediction penalty grows
	- **E** Frequency (GHz) limited by power
- **Programs have limited ILP**
	- **E** Even with perfect scheduling, >8 -wide issue doesn't help
- Dynamic scheduling overheads are significant
- Out-of-order scheduling is expensive

Limitations of $ILP \rightarrow Multicore$

- \blacksquare **ILP** works great! ...But is complex $+$ hard to scale
- **From hardware perspective, multicore is much more** efficient, but…

▪ **Parallel software is hard!**

- **Industry resisted multicore for as long as possible**
- \blacksquare When multicore finally happened, CPU μ arch simplified \rightarrow more cores
- Many program(mer)s still struggle to use multicore effectively