Logic Engine Mode
What does the virtual FPGA look like?
Micro-registers
Context 1:
LUT 1
?R #1
?R #2
Context 2:
LUT 2
?R #1
?R #2
Previous slide
Next slide
Back to first slide
View graphic version