Virtual Wires

• Chip IOs: The big bottleneck

  • Internal FPGAs under-utilized

• Modify logic design

  • One emulation cycle:
    • Multiple phases, why?
    • 100s of ?Clks

• First case of “true” hardware virtualization

  • Time-multiplex physical pins

Previous slide

Next slide

Back to first slide

View graphic version