# 15-213 "The course that gives CMU its Zip!"

# Virtual Memory Oct. 21, 2003

#### **Topics**

- Motivations for VM
- Address translation
- Accelerating translation with TLBs

### **Classic Motivations for Virtual Memory**

#### **Use Physical DRAM as a Cache for the Disk**

- Address space of a process can exceed physical memory size
- Sum of address spaces of multiple processes can exceed physical memory

#### **Simplify Memory Management**

- Multiple processes resident in main memory. Each process has its own address space
- Only "active" code and data is actually in memory Allocate more memory to process as needed.

#### **Provide Protection**

- One process can't interfere with another.

  Because they operate in different address spaces.
- User process cannot access privileged information
   Different sections of address spaces have different permissions.

-2- 15-213, F'03

### **Modern Motivations for VM**

- Memory sharing and control
  - Copy on write: share physical memory among multiple processes until a process tries to write to it. At that point make a copy. For example, this eliminates the need for vfork()
  - Shared libraries
  - Protection (debugging) via Segment-Drivers (Solaris)
- Sparse address space support (64bit systems)
- Memory as a fast communication device
  - Part of memory is shared by multiple processes
- Multiprocessing (beyond the scope of 15-213)

- 3 - 15-213, F'03

### Why does VM Work?

# It is not used!

### Motivation #1: DRAM a "Cache" for Disk


#### Full address space is quite large:

- 32-bit addresses: ~4,000,000,000 (4 billion) bytes
- ■64-bit addresses: ~16,000,000,000,000,000 (16 quintillion) bytes

#### Disk storage is ~500X cheaper than DRAM storage


- ■80 GB of DRAM: ~ \$25,000
- ■80 GB of disk: ~ \$50

To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk



15-213, F'03

# **Levels in Memory Hierarchy**




	Register	Cache	Memory	Disk Memory		
Size:	32 B	32 KB-4MB	1024 MB	100 GB		
Latency:	< 1 ns	~2 ns	> 50 ns	>8 ms		
\$/Mbyte:		\$125/MB	\$0.20/MB	\$0.001/MB		
Line size:	8(16) B	32(64) B	4(64+) KB			

larger, slower, cheaper

### DRAM vs. SRAM as a "Cache"

#### DRAM vs. disk is more extreme than SRAM vs. DRAM

- Access latencies:
  - DRAM ~10X slower than SRAM
  - Disk ~160,000X slower than DRAM
- Importance of exploiting spatial locality:
  - First byte is ~160,000X slower than successive bytes on disk
     vs. ~4X improvement for page-mode vs. regular accesses to DRAM
- Bottom line:
  - Design decisions made for DRAM caches driven by enormous cost of misses



15-213, F'03

### Impact of Properties on Design

If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?

- Line size?

  Large, since disk better at transferring large blocks
- Associativity?
  High, to minimize miss rate
- Write through or write back?
  Write back, since can't afford to perform small writes to disk

#### What would the impact of these choices be on:


- miss rate Extremely low. << 1%
- hit time
  Must match cache/DRAM performance
- miss latency Very high. ~20ms
- tag storage overhead Low, relative to block size

- 8 - 15-213, F'03

### Locating an Object in a "Cache"

#### **SRAM Cache**

- Tag stored with cache line
- Maps from cache block to memory blocks
  - From cached to uncached form
  - Save a few bits by only storing tag
- No tag for block not in cache
- Hardware retrieves information
  - can quickly match against multiple tags "Cache"




- 9 - 15-213, F'03

# Locating an Object in "Cache" (cont.)

#### **DRAM Cache**

- Each allocated page of virtual memory has entry in *page table*
- Mapping from virtual pages to physical pages
  - From uncached form to cached form
- Page table entry even if page not in memory
  - Specifies disk address
  - Only way to indicate where to find page
- OS retrieves information




15-213, F'03

# A System with Physical Memory Only

#### **Examples:**


Most Cray machines, early PCs, nearly all embedded systems, etc.



 Addresses generated by the CPU correspond directly to bytes in physical memory

- 11 - 15-213, F'03

# A System with Virtual Memory




 Address Translation: Hardware converts virtual addresses to physical addresses via OS-managed lookup table (page table)

- 12 - 15-213, F'03

# Page Faults (like "Cache Misses")

#### What if an object is on disk rather than in memory?

- Page table entry indicates virtual address not in memory
- OS exception handler invoked to move data from disk into memory
  - current process suspends, others can resume
  - OS has full control over placement, etc.



- 13 -

### Servicing a Page Fault

#### **Processor Signals Controller**


 Read block of length P starting at disk address X and store starting at memory address Y

#### **Read Occurs**

- Direct Memory Access (DMA)
- Under control of I/O controller

# I / O Controller Signals Completion

- Interrupt processor
- OS resumes suspended process




- 14 - 15-213, F'03

### **Motivation #2: Memory Management**

Multiple processes can reside in physical memory.

How do we resolve address conflicts?

what if two processes access something at the same address?




- 15 - 15-213, F'03

# Solution: Separate Virt. Addr. Spaces

Virtual and physical address spaces divided into equal-sized blocks

Blocks are called "pages" (both virtual and physical)

Each process has its own virtual address space
 Operating system controls how virtual pages as assigned to physical memory




- 16 - 15-213, F'03

### **Contrast: Macintosh Memory Model**

#### **MAC OS 1-9**

■ Does not use traditional virtual memory



#### All program objects accessed through "handles"

- Indirect reference through pointer table
- Objects stored in shared global address space


### **Macintosh Memory Management**

#### Allocation / Deallocation

■ Similar to free-list management of malloc/free

#### Compaction

Can move any object and just update the (unique) pointer in pointer table



- 18 - 15-213, F'03

### Mac vs. VM-Based Memory Mgmt

#### Allocating, deallocating, and moving memory:

can be accomplished by both techniques

#### **Block sizes:**

- Mac: variable-sized
  - may be very small or very large
- VM: fixed-size
  - size is equal to one page (4KB on x86 Linux systems)

#### Allocating contiguous chunks of memory:

- Mac: contiguous allocation is *required*
- VM: can map contiguous range of virtual addresses to disjoint ranges of physical addresses

#### **Protection**

■ Mac: "wild write" by one process can corrupt another's data

- 19 - 15-213, F'03

### MAC OS X

#### "Modern" Operating System

- Virtual memory with protection
- Preemptive multitasking
  - Other versions of MAC OS require processes to voluntarily relinquish control

#### **Based on MACH OS**


■ Developed at CMU in late 1980's

- 20 -

### **Motivation #3: Protection**

#### Page table entry contains access rights information

■ hardware enforces this protection (trap into OS if violation occurs)



- 21 - 15-213, F'03

### **VM Address Translation**

#### **Virtual Address Space**

 $V = \{0, 1, ..., N-1\}$ 


#### **Physical Address Space**

- $P = \{0, 1, ..., M-1\}$
- M < N (usually, but >=4 Gbyte on an IA32 possible)

#### Address Translation


- MAP: V → P U {∅}
- For virtual address a:
  - MAP(a) = a' if data at virtual address a at physical address a' in P
  - MAP(a) = ∅ if data at virtual address a not in physical memory
    - » Either invalid or stored on disk

### VM Address Translation: Hit



- 23 -

### VM Address Translation: Miss




– 24 – 15-213, F'03

### VM Address Translation


#### **Parameters**

- P = 2<sup>p</sup> = page size (bytes).
- N = 2<sup>n</sup> = Virtual address limit
- M = 2<sup>m</sup> = Physical address limit




Page offset bits don't change as a result of translation

### Page Tables



- 26 - 15-213, F'03


### Address Translation via Page Table



### Page Table Operation

#### **Translation**

- Separate (set of) page table(s) per process
- VPN forms index into page table (points to a page table entry)




physical address

### **Page Table Operation**

#### **Computing Physical Address**

- Page Table Entry (PTE) provides information about page
  - if (valid bit = 1) then the page is in memory.
     Use physical page number (PPN) to construct address
  - if (valid bit = 0) then the page is on diskPage fault




physical address

### Page Table Operation


#### **Checking Protection**

- Access rights field indicate allowable access
  - e.g., read-only, read-write, execute-only
  - typically support multiple protection modes (e.g., kernel vs. user)
- Protection violation fault if user doesn't have necessary permission



- 30 - **physical address** 15-213, F'03

### Integrating VM and Cache



#### Most Caches were "Physically Addressed"

- Accessed by physical addresses
- Allows multiple processes to have blocks in cache at same time
- Allows multiple processes to share pages
- Cache doesn't need to be concerned with protection issues
  - Access rights checked as part of address translation

#### **Perform Address Translation Before Cache Lookup**


- But this could involve a memory access itself (of the PTE)
- Of course, page table entries can also become cached

15-213, F'03

### Speeding up Translation with a TLB


#### "Translation Lookaside Buffer" (TLB)

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for small number of pages



- 32 -

### **Address Translation with a TLB**




- 33 -

### Simple Memory System Example

#### Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



- 34 -

# Simple Memory System Page Table

#### Only show first 16 entries


VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	_	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	_	0
04	_	0	0C	_	0
05	16	1	0D	2D	1
06	_	0	0E	11	1
07	_	0	0F	0D	1

- 35 - 15-213, F'03

# **Simple Memory System TLB**

#### **TLB**

- 16 entries
- 4-way associative




Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	-	0

# Simple Memory System Cache

#### Cache


- 16 lines
- 4-byte line size
- Direct mapped



ldx	Tag	Valid	В0	B1	B2	В3	ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11	8	24	1	3 <b>A</b>	00	51	89
1	15	0	-	_	_	_	9	2D	0	-	_	_	_
2	1B	1	00	02	04	08	A	2D	1	93	15	DA	3B
3	36	0	ı	_	_	_	В	0B	0	-	_	_	_
4	32	1	43	6D	8F	09	С	12	0	_	_	_	_
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	-	_	_	_	Е	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	_	_


### **Address Translation Example #1**

#### Virtual Address 0x03D4



VPN \_\_\_ TLBI \_\_\_ TLBT \_\_\_ TLB Hit? \_\_ Page Fault? \_\_ PPN: \_\_\_


#### **Physical Address**



Offset \_\_\_ CI\_\_ CT \_\_\_ Hit? \_\_ Byte: \_\_\_


### **Address Translation Example #2**

#### Virtual Address 0x0B8F



VPN \_\_\_ TLBI \_\_\_ TLBT \_\_\_ TLB Hit? \_\_ Page Fault? \_\_ PPN: \_\_\_


#### **Physical Address**



Offset \_\_\_ CI\_\_ CT \_\_\_ Hit? \_\_ Byte: \_\_\_


### **Address Translation Example #3**

#### Virtual Address 0x0040



VPN \_\_\_ TLBI \_\_\_ TLBT \_\_\_ TLB Hit? \_\_ Page Fault? \_\_ PPN: \_\_\_

#### **Physical Address**



Offset \_\_\_ CI\_\_ CT \_\_\_ Hit? \_\_ Byte: \_\_\_

### **Multi-Level Page Tables**

#### Given:


- 4KB (2<sup>12</sup>) page size
- 32-bit address space
- 4-byte PTE

#### **Problem:**

- Would need a 4 MB page table!
  - 2<sup>20</sup> \*4 bytes

#### **Common solution**

- multi-level page tables
- e.g., 2-level table (P6)
  - Level 1 table: 1024 entries, each of which points to a Level 2 page table.
  - Level 2 table: 1024 entries, each of which points to a page



Level 2

**Tables** 

### **Main Themes**

#### **Programmer's View**

- Large "flat" address space
  - Can allocate large blocks of contiguous addresses
- Processor "owns" machine
  - Has private address space
  - Unaffected by behavior of other processes

#### **System View**

- User virtual address space created by mapping to set of pages
  - Need not be contiguous
  - Allocated dynamically
  - Enforce protection during address translation
- OS manages many processes simultaneously
  - Continually switching among processes
  - Especially when one must wait for resource
    - » E.g., disk I/O to handle page fault