## **Introduction to Computer Systems**

15-213/18-243, spring 2009 5<sup>th</sup> Lecture, Jan. 27<sup>th</sup>

#### **Instructors:**

Gregory Kesden and Markus Püschel

## **Last Time: Floating Point**

- Fractional binary numbers
- IEEE floating point standard: Definition
- Example and properties
- Rounding, addition, multiplication
- Floating point in C
- Summary

### **Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

### Intel x86 Processors

### Totally dominate computer market

### Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

### Complex instruction set computer (CISC)

- Many different instructions with many different formats
  - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!


### Intel x86 Evolution: Milestones

Name Date Transistors MHz

■ 8086 1978 29K 5-10

- First 16-bit processor. Basis for IBM PC & DOS
- 1MB address space
- 386 1985 275K 16-33
  - First 32 bit processor, referred to as IA32
  - Added "flat addressing"
  - Capable of running Unix
  - 32-bit Linux/gcc uses no instructions introduced in later models
- Pentium 4F 2005 230M 2800-3800
  - First 64-bit processor
  - Meanwhile, Pentium 4s (Netburst arch.) phased out in favor of "Core" line

### Intel x86 Processors: Overview




IA: often redefined as latest Intel architecture

### Intel x86 Processors, contd.

#### Machine Evolution

<b>486</b>	1989	1.9M
Pentium	1993	3.1M
Pentium/MMX	1997	4.5M
PentiumPro	1995	6.5M
Pentium III	1999	8.2M
Pentium 4	2001	42M
Core 2 Duo	2006	291M



#### Added Features

- Instructions to support multimedia operations
  - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

### **■ Linux/GCC Evolution**

Very limited

### **More Information**

- Intel processors (Wikipedia)
- **■** Intel <u>microarchitectures</u>

## New Species: ia64, then IPF, then Itanium,...

Name Date Transistors

**■** Itanium 2001 10M

- First shot at 64-bit architecture: first called IA64
- Radically new instruction set designed for high performance
- Can run existing IA32 programs
  - On-board "x86 engine"
- Joint project with Hewlett-Packard
- Itanium 2 2002 221M
  - Big performance boost
- Itanium 2 Dual-Core 2006 1.7B
- Itanium has not taken off in marketplace
  - Lack of backward compatibility, no good compiler support, Pentium
     4 got too good

## x86 Clones: Advanced Micro Devices (AMD)

### Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

#### Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

### Recently

- Intel much quicker with dual core design
- Intel currently far ahead in performance
- em64t backwards compatible to x86-64

### Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- AMD Stepped in with Evolutionary Solution
  - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
  - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
  - Our Saltwater fish machines
- Meanwhile: EM64t well introduced, however, still often not used by OS, programs

### **Our Coverage**

- IA32
  - The traditional x86
- x86-64/EM64T
  - The emerging standard

#### Presentation

- Book has IA32
- Handout has x86-64
- Lecture will cover both


### **Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

### **Definitions**

- Architecture: (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
- Microarchitecture: Implementation of the architecture.
- Architecture examples: instruction set specification, registers.
- Microarchitecture examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF

### **Assembly Programmer's View**




- Register file
  - Heavily used program data
- Condition codes
  - Store status information about most recent arithmetic operation
  - Used for conditional branching

#### Memory

- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures

### **Turning C into Object Code**

- Code in files p1.c p2.c
- Compile with command: gcc -0 p1.c p2.c -o p
  - Use optimizations (-O)
  - Put resulting binary in file p



## **Compiling Into Assembly**

#### C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

### **Generated IA32 Assembly**

```
pushl %ebp
movl %esp,%ebp
movl 12(%ebp),%eax
addl 8(%ebp),%eax
movl %ebp,%esp
popl %ebp
ret
```

#### **Obtain with command**

```
gcc -0 -S code.c
```

Produces file code.s

Some compilers use single instruction "leave"

## **Assembly Characteristics: Data Types**

- "Integer" data of 1, 2, or 4 bytes
  - Data values
  - Addresses (untyped pointers)
- **■** Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory

## **Assembly Characteristics: Operations**

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
  - Load data from memory into register
  - Store register data into memory
- Transfer control
  - Unconditional jumps to/from procedures
  - Conditional branches

# **Object Code**

#### Code for sum

```
0x401040 < sum > :
     0x55
     0x89
     0xe5
     0x8b
     0x45
     0x0c
     0x03
     0x45
     0x08

    Total of 13 bytes

     0x89

    Each instruction

     0xec
                1, 2, or 3 bytes
     0x5d
     0xc3

    Starts at address.

                0 \times 401040
```

#### Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

#### Linker

- Resolves references between files
- Combines with static run-time libraries
  - E.g., code for malloc, printf
- Some libraries are dynamically linked
  - Linking occurs when program begins execution

# **Machine Instruction Example**

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

Similar to expression:

$$x += y$$

More precisely:

0x401046: 03 45 08

#### C Code

Add two signed integers

### Assembly

- Add 2 4-byte integers
  - "Long" words in GCC parlance
  - Same instruction whether signed or unsigned
- Operands:

**x:** Register %**eax** 

y: Memory M[%ebp+8]

t: Register %eax

- Return function value in %eax

### Object Code

- 3-byte instruction
- Stored at address 0x401046

## **Disassembling Object Code**

#### Disassembled

```
00401040 < sum>:
          55
  0:
                        push
                               %ebp
  1:
     89 e5
                               %esp,%ebp
                        mov
  3: 8b 45 0c
                               0xc(%ebp), %eax
                        mov
  6:
     03 45 08
                        add
                               0x8(%ebp), %eax
      89 ec
  9:
                               %ebp,%esp
                        mov
      5d
  b:
                               %ebp
                        pop
       c3
                        ret
  c:
          8d 76 00
  d:
                         lea
                               0x0(%esi), %esi
```

#### Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

## **Alternate Disassembly**

### Object

### $0 \times 401040$ : 0x550x890xe50x8b $0 \times 45$ 0x0c $0 \times 03$ 0x450x080x890xec 0x5d0xc3

### Disassembled

```
0x401040 <sum>:
                     push
                             %ebp
0x401041 < sum + 1>:
                             %esp,%ebp
                     mov
0x401043 < sum + 3>:
                             0xc(%ebp),%eax
                     mov
0x401046 < sum + 6>:
                     add
                             0x8(%ebp), %eax
0x401049 < sum + 9>:
                             %ebp,%esp
                     mov
0x40104b < sum + 11>:
                             %ebp
                    pop
0x40104c < sum + 12>: ret
0x40104d <sum+13>: lea
                             0x0(%esi),%esi
```

### Within gdb Debugger

```
gdb p
disassemble sum
```

Disassemble procedure

```
x/13b sum
```

Examine the 13 bytes starting at sum

### What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                         push
                               %ebp
30001001: 8b ec
                         mov %esp, %ebp
30001003: 6a ff
                      push $0xffffffff
30001005: 68 90 10 00 30 push $0x30001090
3000100a: 68 91 dc 4c 30 push
                               $0x304cdc91
```


- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

### **Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

Origin

# **Integer Registers (IA32)**



## **Moving Data: IA32**

- Moving Data
  - movx Source, Dest
  - x in {b, w, 1}
  - mov1 Source, Dest:
    Move 4-byte "long word"
  - movw Source, Dest: Move 2-byte "word"
  - movb Source, Dest: Move 1-byte "byte"

Lots of these in typical code

%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp

## **Moving Data: IA32**

Moving Data

mov1 *Source*, *Dest*:

### Operand Types

- Immediate: Constant integer data
  - Example: \$0x400, \$-533
  - Like C constant, but prefixed with `\$'
  - Encoded with 1, 2, or 4 bytes
- Register: One of 8 integer registers
  - Example: %eax, %edx
  - But %esp and %ebp reserved for special use
  - Others have special uses for particular instructions
- Memory: 4 consecutive bytes of memory at address given by register
  - Simplest example: (%eax)
  - Various other "address modes"

%eax %ecx %edx %ebx %esi %edi %esp %ebp

### mov1 Operand Combinations

```
Source Dest Src, Dest
              C Analog
```

Cannot do memory-memory transfer with a single instruction

## **Simple Memory Addressing Modes**

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address

```
movl (%ecx),%eax
```

- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

```
mov1 8(%ebp),%edx
```

# **Using Simple Addressing Modes**

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
   pushl %ebp
   movl %esp,%ebp
  pushl %ebx
   movl 12(%ebp),%ecx
   mov1 8 (%ebp), %edx
   movl (%ecx),%eax
                          Body
   movl (%edx),%ebx
   movl %eax, (%edx)
   movl %ebx,(%ecx)
   movl -4(%ebp),%ebx
   movl %ebp,%esp
                          Finish
   popl %ebp
   ret
```

# **Using Simple Addressing Modes**

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```


#### swap:

```
pushl %ebp
movl %esp,%ebp
pushl %ebx
movl 12(%ebp),%ecx
mov1 8(%ebp), %edx
movl (%ecx),%eax
                       Body
movl (%edx),%ebx
movl %eax,(%edx)
movl %ebx,(%ecx)
movl -4(%ebp),%ebx
movl %ebp,%esp
                       Finish
popl %ebp
ret
```

### **Understanding Swap**

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

Register	Value
%ecx	УÞ
%edx	хр
%eax	t1
%ebx	t0



```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

# **Understanding Swap**

%eax

%edx

%ecx

%ebx

%esi

%edi

%esp

%ebp 0x104

		456	0x120
			0x11c
			0x118
	Offset		0x114
уp	12	0x120	0x110
хр	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	<b>→</b> 0		0x104
	-4		0x100

123

```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```

## **Understanding Swap**

%eax

%edx

%ecx 0x120

%ebx

%esi

%edi

%esp

%ebp 0x104

		123	0x124
		456	0x120
			0x11c
			0x118
C	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp -	<b>0</b>		0x104
	-4		0x100

```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```

# **Understanding Swap**

%eax

%edx 0x124

%ecx 0x120

%ebx

%esi


%edi


%esp

%ebp 0x104

		123	0x124
		456	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp -	<b>0</b>		0x104
	-4		0x100

```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```





# **Understanding Swap**

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
	0 104

0x104

%ebp|

		456	0x124
		456	0x120
			0x11c
			0x118
(	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp -	<b>0</b>		0x104
	-4		0x100

```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```

# **Understanding Swap**

 %eax
 456

 %edx
 0x124

 %ecx
 0x120

 %ebx
 123

 %esi
 \*edi

 %esp
 \*esp

%ebp

0x104

			. /
		456	0x124
		123	0x120
			0x11c
			0x118
Offset			0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp -	<b>0</b>		0x104
	-4		0x100

```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```

## **Complete Memory Addressing Modes**

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S\*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
  - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

### Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S\*Reg[Ri]]