Introduction to Computer Systems

15-213/18-243, spring 2009 12th Lecture, Feb. 19th

Instructors:

Gregory Kesden and Markus Püschel


Last Time


Program optimization

- Optimization blocker: Memory aliasing
- One solution: Scalar replacement of array accesses that are reused

Last Time


- Instruction level parallelism
- Latency versus throughput






Last Time

Consequence




Twice as fast



Today

- Memory hierarchy, caches, locality
- Cache organization
- Program optimization:
 - Cache optimizations

Problem: Processor-Memory Bottleneck




Solution: Caches


Cache

 Definition: Computer memory with short access time used for the storage of frequently or recently used instructions or data

General Cache Mechanics




General Cache Concepts: Hit



Data in block b is needed

Block b is in cache: Hit!

General Cache Concepts: Miss



Data in block b is needed

Block b is not in cache: Miss!

Block b is fetched from memory

Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
 = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
- Typical numbers:
 - 1-2 clock cycle for L1
 - 5-20 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Lets think about those numbers

Huge difference between a hit and a miss

Could be 100x, if just L1 and main memory

Would you believe 99% hits is twice as good as 97%?

- Consider: cache hit time of 1 cycle miss penalty of 100 cycles
- Average access time:
 97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
 99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles

This is why "miss rate" is used instead of "hit rate"

Types of Cache Misses

Cold (compulsory) miss

Occurs on first access to a block

Conflict miss

- Most hardware caches limit blocks to a small subset (sometimes a singleton) of the available cache slots
 - e.g., block i must be placed in slot (i mod 4)
- Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g., referencing blocks 0, 8, 0, 8, ... would miss every time

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache

Why Caches Work


Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

 Recently referenced items are likely to be referenced again in the near future

Spatial locality:

 Items with nearby addresses tend to be referenced close together in time





Example: Locality?

```
sum = 0;
for (i = 0; i < n; i++)
   sum += a[i];
return sum;
```

Data:

- Temporal: sum referenced in each iteration
- Spatial: array a [] accessed in stride-1 pattern

Instructions:

- Temporal: cycle through loop repeatedly
- Spatial: reference instructions in sequence

Being able to assess the locality of code is a crucial skill for a programmer

Locality Example #1

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Locality Example #2

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

Locality Example #3

```
int sum_array_3d(int a[M][N][N])
{
    int i, j, k, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            for (k = 0; k < N; k++)
                sum += a[k][i][j];
    return sum;
}</pre>
```


How can it be fixed?

Memory Hierarchies

Some fundamental and enduring properties of hardware and software systems:

- Faster storage technologies almost always cost more per byte and have lower capacity
- The gaps between memory technology speeds are widening
 - True of registers \leftrightarrow DRAM, DRAM \leftrightarrow disk, etc.
- Well-written programs tend to exhibit good locality
- These properties complement each other beautifully
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy

An Example Memory Hierarchy




Examples of Caching in the Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-byte words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware+OS
Buffer cache	Parts of files	Main memory	100	OS
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

Memory Hierarchy: Core 2 Duo

Not drawn to scale


L1/L2 cache: 64 B blocks



Today

- Memory hierarchy, caches, locality
- Cache organization
- Program optimization:
 - Cache optimizations

General Cache Organization (S, E, B)



• Locate set


• Check if any line in set

Cache Read

has matching tag E = 2^e lines per set • Yes + line valid: hit • Locate data starting at offset Address of word: t bits s bits b bits $S = 2^{s}$ sets block tag set index offset data begins at this offset 2 0 1 B-1 tag V valid bit B = 2^b bytes per cache block (the data)


Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes




Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes




No match: old line is evicted and replaced

Example

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;
    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```


```
int sum_array_cols(double a[16][16])
{
    int i, j;
    double sum = 0;
    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```



E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set Assume: cache block size 8 bytes






E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:




E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:



No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Example

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;
    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

assume: cold (empty) cache, a[0][0] goes here

Ignore the variables sum, i, j

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;
    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

blackboard

What about writes?

Multiple copies of data exist:

L1, L2, Main Memory, Disk

What to do one a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)

What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
- No-write-allocate (writes immediately to memory)

Typical

- Write-through + No-write-allocate
- Write-back + Write-allocate

Software Caches are More Flexible

Examples

File system buffer caches, web browser caches, etc.

Some design differences

- Almost always fully associative
 - so, no placement restrictions
 - index structures like hash tables are common
- Often use complex replacement policies
 - misses are very expensive when disk or network involved
 - worth thousands of cycles to avoid them
- Not necessarily constrained to single "block" transfers
 - may fetch or write-back in larger units, opportunistically

Today

- Memory hierarchy, caches, locality
- Cache organization
- Program optimization:
 - Cache optimizations

Optimizations for the Memory Hierarchy

Write code that has locality

- Spatial: access data contiguously
- Temporal: make sure access to the same data is not too far apart in time

How to achieve?


- Proper choice of algorithm
- Loop transformations

Cache versus register level optimization:

- In both cases locality desirable
- Register space much smaller + requires scalar replacement to exploit temporal locality
- Register level optimizations include exhibiting instruction level parallelism (conflicts with locality)

Example: Matrix Multiplication


```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i++)
        for (j = 0; j < n; j++)
            for (k = 0; k < n; k++)
                c[i*n+j] += a[i*n + k]*b[k*n + j];
}</pre>
```



Cache Miss Analysis

Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)




Cache Miss Analysis

Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

Second iteration:


Again:
 n/8 + n = 9n/8 misses



Total misses:

9n/8 * n² = (9/8) * n³

Blocked Matrix Multiplication



Cache Miss Analysis

Assume:


- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B² < C</p>

n/B blocks First (block) iteration: B²/8 misses for each block • $2n/B * B^2/8 = nB/4$ * (omitting matrix c) **Block size B x B** Afterwards in cache (schematic) *

Cache Miss Analysis

Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B² < C</p>



• $nB/4 * (n/B)^2 = n^3/(4B)$

Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit 3B² < C! (can possibly be relaxed a bit, but there is a limit for B)

Reason for dramatic difference:

- Matrix multiplication has inherent temporal locality:
 - Input data: 3n², computation 2n³
 - Every array elements used O(n) times!
- But program has to be written properly