

Case Studies of Bus-based Machines

SGI Challenge, with Powerpath bus SUN Enterprise, with Gigaplane bus • Take very different positions on the design issues discussed above Overview For each system: • Bus design • Processor and Memory System • Input/Output system • Microbenchmark memory access results Application performance and scaling (SGI Challenge)





















Enterprise Processor and Memory System

2 procs per board, external L2 caches, 2 mem banks with x-bar Data lines buffered through UDB to drive internal 1.3 GB/s UPA bus Wide path to memory so full 64-byte line in 1 mem cycle (2 bus cyc) Addr controller adapts proc and bus protocols, does cache coherence • its tags keep a subset of states needed by bus (e.g. no M/E distinction)



CS 418





