### The Memory Hierarchy CS 740

## Sept. 17, 2014

Topics

- The memory hierarchy
- Cache design

### **Computer System**



= CS 740 F'14 =

2 -

## The Tradeoff



#### larger, slower, cheaper

(Numbers are for a 21264 at 700MHz)

3

## The Tradeoff



(b) Memory hierarchy for a personal mobile device

### The Performance Gap



-

CS 740 F'14

## Why is bigger slower?

- Physics slows us down
- Racing the speed of light: (3.0x10<sup>8</sup>m/s)
  - clock = 500MHz
  - how far can I go in a clock cycle?
  - (3.0x10^8 m/s) / (500x10^6 cycles/s) = 0.6m/cycle
  - For comparison: 21264 is about 17mm across

### Capacitance:

- long wires have more capacitance
- either more powerful (bigger) transistors required, or slower
- signal propagation speed proportional to capacitance
- going "off chip" has an order of magnitude more capacitance

### **One-Transistor Dynamic RAM**





#### [Samsung, sub-70nm DRAM, 2004]

CS 740 F'14

### **DRAM Conceptual Architecture**



- Bits stored in 2-dimensional arrays on chip
- Modern chips have around 4-8 logical banks on each chip
  - each logical bank physically implemented as many smaller arrays

## **DRAM Physical Layout**



Figure 1. Physical floorplan of a DRAM. A DRAM actually contains a very large number of small DRAMs called sub-arrays.

(Sogelsang, MICRO-2010

## **DRAM** Operation

Three steps in read/write access to a given bank Row access (RAS)

- decode row address, enable addressed row (often multiple Kb in row)
- bitlines share charge with storage cell
- small change in voltage detected by sense amplifiers which latch whole row of bits
- sense amplifiers drive bitlines full rail to recharge storage cells

#### Column access (CAS)

- decode column address to select small number of sense amplifier latches (4, 8, 16, or 32 bits depending on DRAM package)
- on read, send latched bits out to chip pins
- on write, change sense amplifier latches which then charge storage cells to required value
- can perform multiple column accesses on same row without another row access (burst mode)

Precharge

 charges bit lines to known value, required before next row access Each step has a latency of around 15-20ns in modern DRAMs Various DRAM standards (DDR, RDRAM) have different ways of encoding the signals for transmission to the DRAM, but all share same core architecture

### **Memory Parameters**

### Latency

 Time from initiation to completion of one memory read (e.g., in nanoseconds, or in CPU or DRAM clock cycles)

### Occupancy

- $\boldsymbol{\cdot}$  Time that a memory bank is busy with one request
- Usually the important parameter for a memory write

### Bandwidth

• Rate at which requests can be processed (accesses/sec, or GB/s)

All can vary significantly for reads vs. writes, or address, or address history (e.g., open/close page on DRAM bank)





Two predictable properties of memory references:

Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.

Spatial Locality: If a location is referenced it is likely that locations near it will be referenced in the near future.

### Memory Reference Patterns



### Memory Hierarchy

# Small, fast memory near processor to buffer accesses to big, slow memory

• Make combination look like a big, fast memory

### Keep recently accessed data in small fast memory closer to processor to exploit temporal locality

Cache replacement policy favors recently accessed data

# Fetch words around requested word to exploit spatial locality

Use multiword cache lines, and prefetching

## Management of Memory Hierarchy

### Small/fast storage, e.g., registers

- $\boldsymbol{\cdot}$  Address usually specified in instruction
- $\boldsymbol{\cdot}$  Generally implemented directly as a register file
  - but hardware might do things behind software's back, e.g., stack management, register renaming

### Larger/slower storage, e.g., main memory

- Address usually computed from values in register
- Generally implemented as a hardware-managed cache hierarchy (hardware decides what is kept in fast memory)
  - but software may provide "hints", e.g., don't cache or prefetch

### Alpha 21164 Chip Photo

Microprocessor Report 9/12/94 Caches:

L1 data

L1 instruction

L2 unified

+ L3 off-chip



## Alpha 21164 Chip Caches



## Locality of Reference

### Principle of Locality:

- Programs tend to reuse data and instructions near those they have used recently.
- <u>Temporal locality</u>: recently referenced items are likely to be referenced in the near future.
- <u>Spatial locality:</u> items with nearby addresses tend to be referenced close together in time.

### Locality in Example:

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
*v = sum;
```

- Data
  - Reference array elements in succession (spatial)
- Instructions
  - Reference instructions in sequence (spatial)
  - Cycle through loop repeatedly (temporal)

*CS* 740 F'14

## Caching: The Basic Idea

### Main Memory

Stores words

A-Z in example

### Cache

Stores subset of the words

4 in example

- Organized in lines
  - Multiple words
  - To exploit spatial locality

### Access

 Word must be in cache for processor to access



## Memory Hierarchy Basics

 $\frac{\text{Misses}}{\text{Instruction}} = \frac{\text{Miss rate} \times \text{Memory accesses}}{\text{Instruction count}} = \text{Miss rate} \times \frac{\text{Memory accesses}}{\text{Instruction}}$ 

Average memory access time = Hit time + Miss rate × Miss penalty

### Note that speculative and multithreaded processors may execute other instructions during a miss

• Reduces performance impact of misses

### How important are caches?



- ·21264 Floorplan
- •Register files in middle of execution units
- 64k instr cache
- •64k data cache

•Caches take up a large fraction of the die

(Figure from Jim Keller, Compaq Corp.)

CS 740 F'14

## Accessing Data in Memory Hierarchy

- Between any two levels, memory is divided into *lines* (aka "*blocks*")
- Data moves between levels on demand, in line-sized chunks
- Invisible to application programmer
  - Hardware responsible for cache operation
- Upper-level lines a subset of lower-level lines

Access word  $\mathbf{w}$  in line  $\mathbf{a}$  (hit) Access word  $\mathbf{v}$  in line  $\mathbf{b}$  (miss) W V High а а а Level b Low h h h а Level а а CS 740 F'14

## **Design Issues for Caches**

### Key Questions:

- Where should a line be placed in the cache? (line placement)
- $\cdot$  How is a line found in the cache? (line identification)
- Which line should be replaced on a miss? (line replacement)
- What happens on a write? (write strategy)

### **Constraints:**

- Design must be very simple
  - Hardware realization
  - All decision making within nanosecond time scale
- Want to optimize performance for "typical" programs
  - Do extensive benchmarking and simulations
  - Many subtle engineering tradeoffs

## **Direct-Mapped Caches**

#### Simplest Design Each memory line has a unique cache location Parameters Line (aka block) size B = 2<sup>b</sup> - Number of bytes in each line - Typically 2X-8X word size • Number of Sets $S = 2^{s}$ - Number of lines cache can hold n-bit Physical Address Total Cache Size = B\*S = 2<sup>b+s</sup> **Physical Address** b t S • Address used to reference main memory • *n* bits to reference $N = 2^n$ total bytes set index offset tag Partition into fields

- Offset: Lower b bits indicate which byte within line
  Set: Next s bits indicate how to locate line within cache
- *Tag:* Identifies this line when in cache

## Indexing into Direct-Mapped Cache



## Direct-Mapped Cache Tag Matching

### Identifying Line



## **Properties of Direct Mapped Caches**

#### Strength

- Minimal control hardware overhead
- Simple design
- (Relatively) easy to make fast

#### Weakness

- Vulnerable to thrashing
- Two heavily used lines have same cache index
- Repeatedly evict one to make room for other



## Vector Product Example

```
float dot_prod(float x[1024], y[1024])
{
   float sum = 0.0;
   int i;
   for (i = 0; i < 1024; i++)
      sum += x[i]*y[i];
   return sum;
}</pre>
```

Machine

- DECStation 5000
- MIPS Processor with 64KB direct-mapped cache, 16 B line size

### Performance

- Good case: 24 cycles / element
- Bad case: 66 cycles / element

## Thrashing Example



• Access one element from each array per iteration

## Thrashing Example: Good Case



#### Access Sequence

- Read ×[0]
  - x[0], x[1], x[2], x[3] loaded
- Read y[0]
  - y[0], y[1], y[2], y[3] loaded
- Read x[1]
  - Hit
- Read y[1]
  - Hit
- . . . .
- 2 misses / 8 reads

#### Analysis

- x[i] and y[i] map to different cache lines
- Miss rate = 25%
  - Two memory accesses / iteration
  - On every 4th iteration have two misses
- Timing
  - 10 cycle loop time
  - 28 cycles / cache miss
  - Average time / iteration =
     10 + 0.25 \* 2 \* 28

## Thrashing Example: Bad Case





#### Access Pattern

- Read ×[0]
  - x[0], x[1], x[2], x[3] loaded
- Read y[0]
  - y[0], y[1], y[2], y[3] loaded
- Read ×[1]
  - x[0], x[1], x[2], x[3] loaded
- Read y[1]
  - y[0], y[1], y[2], y[3] loaded
- • •
- 8 misses / 8 reads

#### Analysis

- · x[i] and y[i] map to same cache lines
- Miss rate = 100%
  - Two memory accesses / iteration
  - On *every* iteration have two misses

#### Timing

- 10 cycle loop time
- 28 cycles / cache miss
- Average time / iteration =
   10 + 1.0 \* 2 \* 28



Compulsory Misses - required to warm up the cache

Capacity Misses - occur when the cache is full

Conflict Misses - Block placement may cause these in direct or non-fully associative caches

### Set Associative Cache

### Mapping of Memory Lines

- Each set can hold E lines (usually E=2-8)
- $\boldsymbol{\cdot}$  Given memory line can map to any entry within its given set

### **Eviction Policy**

- $\boldsymbol{\cdot}$  Which line gets kicked out when bring new line in
- Commonly either "Least Recently Used" (LRU) or pseudo-random
  - LRU: least-recently accessed (read or written) line gets evicted



CS 740 F'14

Set i:

36 -

## Indexing into 2-Way Associative Cache



## Associative Cache Tag Matching

#### Identifying Line • Must have one of the tags match high order = 1? bits of address • Must have Valid = 1 for **Selected Set:** this line Valid 0 Tag = ? 0 Valid Taq Lower bits of address select byte or word within cache line b S set index offset tag **Physical Address**

### Two-Way Set Associative Cache Implementation

- Set index selects a set from the cache
- The two tags in the set are compared in parallel
- Data is selected based on the tag result



### **Fully Associative Cache**

### Mapping of Memory Lines

- Cache consists of single set holding E lines
- $\cdot$  Given memory line can map to any line in set
- Only practical for small caches

#### **Entire Cache**



## Fully Associative Cache Tag Matching



## **Replacement Algorithms**

• When a block is fetched, which block in the target set should be replaced?

#### Optimal algorithm:

- replace the block that will not be used for the longest period of time
- must know the future

### Usage based algorithms:

- Least recently used (LRU)
  - replace the block that has been referenced least recently
  - hard to implement (unless low associativity)

### Non-usage based algorithms:

- First-in First-out (FIFO)
  - treat the set as a circular queue, replace block at head of queue.
  - Essentially replace oldest
- Random (RAND)
  - replace a random block in the set
  - even easier to implement

## Write Policy

- What happens when processor writes to the cache?
- Should memory be updated as well?

#### Write Through:

- Store by processor updates cache and memory
- Memory always consistent with cache
- Never need to store from cache to memory
- ~2X more loads than stores



## Write Policy (Cont.)

### Write Back:

- Store by processor only updates cache line
- $\boldsymbol{\cdot}$  Modified line written to memory only when it is evicted
  - Requires "dirty bit" for each line
    - » Set when line in cache is modified
    - » Indicates that line in memory is stale
- Memory not always consistent with cache



## Write Buffering

### Write Buffer

- Common optimization for all caches
- Overlaps memory updates with processor execution
- Read operation must check write buffer for matching address





How does this affect self modifying code?

## **Bandwidth Matching**

#### Challenge

- CPU works with short cycle times
- DRAM (relatively) long cycle times
- Short • How can we provide enough bandwidth between processor Latency & memory?

### Effect of Caching

- Caching greatly reduces amount of traffic to main memory
- But, sometimes need to move large amounts of data from memory into cache

#### Trends

- Need for high bandwidth much greater for multimedia applications
  - Repeated operations on image data
- Recent generation machines (e.g., Pentium II) greatly improve on predecessors

Long

Latencv

CPU

cache

bus

Μ

## High Bandwidth Memory Systems



## **Cache Performance Metrics**

### Miss Rate

- fraction of memory references not found in cache (misses/references)
- Typical numbers:

3-10% for L1

can be quite small (e.g., < 1%) for L2, depending on size, etc.

### Hit Time

- time to deliver a line in the cache to the processor (includes time to determine whether the line is in the cache)
- Typical numbers:

1-3 clock cycles for L1

3-12 clock cycles for L2

### **Miss Penalty**

- additional time required because of a miss
  - Typically 25-100 cycles for main memory

### Impact of Cache and Block Size

### Cache Size

- Effect on miss rate?
- Effect on hit time?

### **Block Size**

- Effect on miss rate?
- Effect on miss penalty?
- Effect on hit time?

### Impact of Associativity

CS 740 F'14

• Direct-mapped, set associative, or fully associative? Total Cache Size (tags+data)?

Miss rate?

Hit time?

Miss Penalty?

## Impact of Replacement Strategy

RAND, FIFO, or LRU?
 Total Cache Size (tags+data)?

Miss Rate?

Miss Penalty?

### Impact of Write Strategy

Write-through or write-back?

Advantages of Write Through?

### Advantages of Write Back?

## **Allocation Strategies**

• On a write miss, is the block loaded from memory into the cache?

#### Write Allocate:

- Block is loaded into cache on a write miss.
- Usually used with write back
- Otherwise, write-back requires read-modify-write to replace word within block



• But if you've gone to the trouble of reading the entire block, why not load it in cache?

## Allocation Strategies (Cont.)

• On a write miss, is the block loaded from memory into the cache?

### No-Write Allocate (Write Around):

- Block is not loaded into cache on a write miss
- Usually used with write through
  - Memory system directly handles word-level writes

## Qualitative Cache Performance Model

### Miss Types

- Compulsory ("Cold Start") Misses
  - First access to line not in cache
- Capacity Misses
  - Active portion of memory exceeds cache size
- Conflict Misses
  - Active portion of address space fits in cache, but too many lines map to same cache entry
  - Direct mapped and set associative placement only
- Validation Misses
  - Block invalidated by multiprocessor cache coherence mechanism

### Hit Types

- Reuse hit
  - Accessing same word that previously accessed
- Line hit
  - Accessing word spatially near previously accessed word

## Interactions Between Program & Cache



## Matmult Performance (Alpha 21164)



CS 740 F'14

59 .

### **Block Matrix Multiplication**

Example n=8, B = 4:

$$\begin{bmatrix} A11 & A12 \\ A21 & A22 \end{bmatrix} \times \begin{bmatrix} B11 & B12 \\ B21 & B22 \end{bmatrix} = \begin{bmatrix} C11 & C12 \\ C21 & C22 \end{bmatrix}$$

Key idea: Sub-blocks (i.e., A<sub>ii</sub>) can be treated just like scalars.

$$C_{11} = A_{11}B_{11} + A_{12}B_{21} \qquad C_{12} = A_{11}B_{12} + A_{12}B_{22}$$
$$C_{21} = A_{21}B_{11} + A_{22}B_{21} \qquad C_{22} = A_{21}B_{12} + A_{22}B_{22}$$

## Blocked Matrix Multiply (bijk)

```
for (jj=0; jj<n; jj+=bsize) {
 for (i=0; i<n; i++)
  for (j=jj; j < min(jj+bsize,n); j++)</pre>
    c[i][j] = 0.0;
_for (kk=0; kk<n; kk+=bsize) {
  for (i=0; i<n; i++) {
    for (j=jj; j < min(jj+bsize,n); j++) {</pre>
     sum = 0.0
     for (k=kk; k < min(kk+bsize,n); k++) {</pre>
      sum += a[i][k] * b[k][j];
     c[i][j] += sum;
```

## **Blocked Matrix Multiply Analysis**

- Innermost loop pair multiplies 1 X bsize sliver of A times bsize X bsize block of B and accumulates into 1 X bsize sliver of C
- Loop over i steps through n row slivers of A & C, using same B



## Blocked matmult perf (Alpha 21164)

