# Superscalar 740 October 29, 2014

#### **MEM** WB instruction decode/ instruction execute/ memory write address calculation fetch register fetch access back Zero Test Data Xtnd = Xtnd << 2 datOut ALU Wdest IncrPC +4

Pipelined Processor - review

# Improving Performance

- ·Goal:
  - decrease CPI
  - increase clock
- ·Where are the bottlenecks?

# Improving Performance

740 F'14

- · Where are the bottlenecks?
- At most 1 instruction retired per cycle
- Cycle time
- hazards/bypass
  - » data

-2-

- » control
- » ld/st
- memory latency
- Possible solutions?

- 3 - 740 F'14 - 4 - 740 F'14

# Possible approaches


- Superpipelining?
- Fast clocks?
- Data speculation?
- Control speculation?
- Id/st units?
- · Caches?
- exploit ILP?
  - superscalar?
  - VLIW?
  - vector?
- Multithreading?

## Keep in mind:

- power
- area
- · typical program structure
  - BB size ~3-6
  - Dependencies

-5-740 F'14

# "Scalar" Pipeline & the Flynn Bottleneck




### So far we have looked at scalar pipelines

- · One instruction per stage
  - With control speculation, bypassing, etc.
- Performance limit (aka "Flynn Bottleneck") is CPI = IPC = 1
- Limit is never even achieved (hazards)
- Diminishing returns from "super-pipelining" (hazards + overhead)

-6-740 F'14

# Pipeline Depth



# An Opportunity...

### But consider:

ADD r1, r2 -> r3 ADD r4, r5 -> r6

· Why not execute them at the same time? (We can!)

#### What about:

· In this case, dependences prevent parallel execution

### What about three instructions at a time?

· Or four instructions at a time?

- 8 -740 F'14

# What Checking Is Required?

#### For two instructions: 2 checks

```
ADD src1, src2, -> dest,
ADD src1, src2, -> dest, (2 checks)
```

#### For three instructions: 6 checks

```
ADD src1, src2, -> dest,
ADD src12, src22 -> dest2
                            (2 checks)
ADD src1_3, src2_3 \rightarrow dest_3 (4 checks)
```

#### For four instructions: 12 checks

```
ADD src1, src2, -> dest,
ADD src1, src2, -> dest,
                               (2 checks)
ADD src1, src2, -> dest, (4 checks)
ADD src1<sub>4</sub>, src2<sub>4</sub> -> dest<sub>4</sub> (6 checks)
```

### Plus checking for load-to-use stalls from prior nloads

-9-740 F'14

# What Checking Is Required?

## For two instructions: 2 checks

```
ADD src1, src2, dest
ADD src1, src2 -> dest, (2 checks)
```

### For three instructions: 6 checks

```
(2 checks)
ADD srcl, src2, -> dest,
                           (4 checks)
```


### For four instructions: 12 checks

```
dest.
                          (2 checks)
ADD srcl src2 dest.
                          (4 checks)
ADD src1/4 src2 -> dest4
                         (6 checks)
```

## Plus checking for load-to-use stalls from prior n loads

- 10 -740 F'14

# Multiple-Issue or "Superscalar" Pipeline



### Overcome this limit using multiple issue

- · Also called superscalar
- · Two instructions per stage at once, or three, or four, or eight...
- · "Instruction-Level Parallelism (ILP)" [Fisher, IEEE TC'81]


### Today, typically "4-wide" (Intel Core i7, AMD Opteron)

- · Some more (Power5 is 5-issue; Itanium is 6-issue)
- · Some less (dual-issue is common for simple cores)

# How do we build such "superscalar" hardware?

- 11 -740 F'14 - 12 -740 F'14

# A Typical Dual-Issue Pipeline (1 of 2)



#### Fetch an entire 16B or 32B cache block

- · 4 to 8 instructions (assuming 4-byte average instruction length)
- · Predict a single branch per cycle


#### Parallel decode

- · Need to check for conflicting instructions
  - Is output register of  $I_1$  is an input register to  $I_2$ ?
- · Other stalls, too (for example, load-use delay)

- 13 - 740 F'14

# Superscalar Implementation Challenges

# A Typical Dual-Issue Pipeline (2 of 2)



## Multi-ported register file

· Larger area, latency, power, cost, complexity

### Multiple execution units

· Simple adders are easy, but bypass paths are expensive

#### Memory unit

- · Single load per cycle (stall at decode) probably okay for dual issue
- · Alternative: add a read port to data cache
  - Larger area, latency, power, cost, complexity

- 14 - 740 F′14

# Superscalar Challenges - Front End

### Superscalar instruction fetch

- · Modest: fetch multiple instructions per cycle
- · Aggressive: buffer instructions and/or predict multiple branches

### Superscalar instruction decode

· Replicate decoders

## Superscalar instruction issue

- · Determine when instructions can proceed in parallel
- · More complex stall logic O(N2) for N-wide machine
- · Not all combinations of types of instructions possible

#### Superscalar register read

- · Port for each register read (4-wide superscalar > 8 read "ports")
- · Each port needs its own set of address and data wires

- Latency & area ∞ #ports<sup>2</sup>

# Superscalar Challenges - Back End

#### Superscalar instruction execution

- · Replicate arithmetic units (but not all, say, integer divider)
- · Perhaps multiple cache ports (slower access, higher energy)
  - Only for 4-wide or larger (why? only ~35% are load/store insn)

#### Superscalar bypass paths

- · More possible sources for data values
- ·  $O(PN^2)$  for N-wide machine with execute pipeline depth P

#### Superscalar instruction register writeback


- · One write port per instruction that writes a register
- · Example, 4-wide superscalar → 4 write ports


### Fundamental challenge:

- · Amount of ILP (instruction-level parallelism) in the program
- · Compiler must schedule code and extract parallelism

- 17 - 740 F'14

# Superscalar Bypass





### N<sup>2</sup> bypass network

- (N+1)-input muxes at each ALU input
- N<sup>2</sup> point-to-point connections
- Routing lengthens wires
- Heavy capacitive load
- And this is just one bypass stage (MX)!
  - There is also WX bypassing
  - Even more for deeper pipelines
- · One of the big problems of superscalar
  - Why? On the critical path of single-cycle "bypass & execute" loop

740 F'14

# Not All N<sup>2</sup> Created Equal

#### N² bypass vs. N² stall logic & dependence crosscheck

· Which is the bigger problem?


### N<sup>2</sup> bypass ... by far

- · 64- bit quantities (vs. 5-bit)
- · Multiple levels (MX, WX) of bypass (vs. 1 level of stall logic)
- · Must fit in one clock period with ALU (vs. not)

# Dependence cross-check not even 2nd biggest N<sup>2</sup> problem

- $\cdot$  Regfile is also an N<sup>2</sup> problem (think latency where N is #ports)
- · And also more serious than cross-check

# Mitigating N<sup>2</sup> Bypass & Register File



## Clustering: mitigates N<sup>2</sup> bypass

- · Group ALUs into K clusters
- · Full bypassing within a cluster
- · Limited bypassing between clusters
  - With 1 or 2 cycle delay
- Can hurt IPC, but faster clock
- · (N/K) + 1 inputs at each mux
- · (N/K)<sup>2</sup> bypass paths in each cluster

### Steering: key to performance

· Steer dependent insns to same cluster

#### Cluster register file, too


- · Replicate a register file per cluster
- · All register writes update all replicas
- · Fewer read ports; only for cluster

- 19 - 740 F'14 - 20 - 740 F'14

# Mitigating N<sup>2</sup> RegFile: Clustering++

cluster 0

cluster 1



Clustering: split N-wide execution pipeline into K clusters

· With centralized register file, 2N read ports and N write ports

### Clustered register file: extend clustering to register file

- · Replicate the register file (one replica per cluster)
- · Register file supplies register operands to just its cluster
- · All register writes go to all register files (keep them in sync)
- · Advantage: fewer read ports per register!
  - K register files, each with 2N/K read ports and N write ports

- 21 - 740 F'14

# Another Challenge: Superscalar Fetch

What is involved in fetching multiple instrns per cycle? In same cache block?  $\rightarrow$  no problem

- · 64-byte cache block is 16 instructions (~4 bytes per instruction)
- · Favors larger block size (independent of hit rate)

#### What if next instruction is last instruction in a block?

- · Fetch only one instruction that cycle
- · Or, some processors may allow fetching from 2 consecutive blocks

#### What about taken branches?


- · How many instructions can be fetched on average?
- · Average number of instructions per taken branch?
  - Assume: 20% branches, 50% taken  $\rightarrow$  ~10 instructions

### Consider a 5-instruction loop with an 4-issue processor

· Without smarter fetch, ILP is limited to 2.5 (not 4, which is bad)

- 22 - 740 F'14

# Increasing Superscalar Fetch Rate



## Option #1: over-fetch and buffer

- · Add a queue between fetch and decode (18 entries in Intel Core2)
- $\cdot$  Compensates for cycles that fetch less than maximum instructions
- · "decouples" the "front end" (fetch) from the "back end" (execute)

### Option #2: "loop stream detector" (Core 2, Core i7)

- · Put entire loop body into a small cache
  - Core2: 18 macro-ops, up to four taken branches
  - Core i7: 28 micro-ops (avoids re-decoding macro-ops!)
- · Any branch mis-prediction requires normal re-fetch

Other options: next-next-block prediction, "trace cache"

# Multiple-Issue Implementations

### Statically-scheduled (in-order) superscalar

- · What we've talked about thus far
- + Executes unmodified sequential programs
- Hardware must figure out what can be done in parallel
- · E.g., Pentium (2-wide), UltraSPARC (4-wide), Alpha 21164 (4-wide)

#### Very Long Instruction Word (VLIW)

- Compiler identifies independent instructions, new ISA
- + Hardware can be simple and perhaps lower power
- · E.g., TransMeta Crusoe (4-wide)
- · Variant: Explicitly Parallel Instruction Computing (EPIC)
  - A bit more flexible encoding & some hardware to help compiler


# – E.g., Intel Itanium (6-wide)

- Dynamically-scheduled superscalar (next topic)

  · Hardware extracts more ILP by on-the-fly reordering
  - · Core 2, Core i7 (4-wide), Alpha 21264 (4-wide)

- 23 - 740 F'14 - 24 - 740 F'14

# Trends in Superscalar Width



# Multiple Issue Recap

### Multiple issue

- · Exploits insn level parallelism (ILP) beyond pipelining
- · Improves IPC, but perhaps at some clock & energy penalty
- $\cdot$  4-6 way issue is about the peak issue width currently justifiable
  - Low-power implementations today typically 2-wide superscalar

### **Problem spots**

- N<sup>2</sup> bypass & register file → clustering
- · Fetch + branch prediction → buffering, loop streaming, trace cache
- $\cdot$  N<sup>2</sup> dependency check  $\rightarrow$  VLIW/EPIC (but unclear how key this is)

### **Implementations**

· Superscalar vs. VLIW/EPIC

# Trends in 1-Processor Multiple Issue

-	486	Pentium	PentiumII	Pentium4	Itanium	ItaniumII	Core2
Year	1989	1993	1998	2001	2002	2004	2006
Width	1	2	3	3	3	6	4

# Issue width has saturated at 4-6 for high-performance cores

- · Canceled Alpha 21464 was 8-way issue
- · Not enough ILP to justify going to wider issue
- · Hardware or compiler scheduling needed to exploit 4-6 effectively
  - More on this in the next unit

### For high-performance per watt cores (say, smart phones)

· Typically 2-wide superscalar (but increasing each generation)

- 26 - 740 F'14

- 27 - 740 F'14