

Two High-Throughput Architectures and the Compilers Who Love Them

A Talk for 15745-s07 by

Ronit Slyper - rys@cs.cmu.edu

Jim McCann - jmccann@cs.cmu.edu


(with diagrams borrowed from IBM and NVIDIA)

Motivation





Motivation







Motivation








Motivation



Motivation



Motivation




Motivation


Motivation




Motivation




Motivation




Stop the clicking!



Motivation




Motivation



Two Architectures



IBM Cell BE




NVIDIA G8x

The “ ” Portion




On-die PowerPC Processor

Your desktop's main CPU




IBM Cell BE | NVIDIA G8x

The “ ” Portion



IBM Cell BE




NVIDIA G8x

Operation


Single-threaded
Dual-issue
“Normal”

“Blocks of Threads”



IBM Cell BE | NVIDIA G8x


Memory



Local Store
(256K)

DMA Engine
to copy data
to and from
the local
store

IBM Cell BE



16KB / 16

?? / blocks

Abstraction
of shared
not cached

64KB, 8KB
cache

abstraction of
global w/ spatial
cache and
filtering.

NVIDIA G8x

Instruction Latencies

Instruction	Pipe	Latency (cycles)
arithmetic, logical, compare, select	even	2
byte sum/diff/average	even	4
shift/rotate	even	4
float	even	6
integer multiply-accumulate	even	7
shift/rotate, shuffle, estimate	odd	4
load, store	odd	6
channel	odd	6
branch	odd	1-18


most float, int ops	2
float inv, 1/sqrt, log	8
int 32-bit mul	8
int 24-bit mul	2
int div, mod	“slow”
sin, cos, exp, sqrt	16
float div	18/10
local load/store	2
global load/store	200+
sync	2

Note: latencies sometimes hidden by swapping thread blocks

IBM Cell BE

NVIDIA G8x

Two-ish Compilers



- Single Source to PPE + SPE
- Complicated optimizations

IBM Cell BE

NVIDIA G8x

Source Code

NVCC

“Architecture-Neutral Assembly”

???

Executable on video card

The Programmer's Job

(Optionally) indicate
parallelism.

Explicitly specify and
coordinate threads
(no compiler help).

IBM Cell BE | NVIDIA G8x

The Compiler's Job

IBM Cell BE | NVIDIA G8x

The Compiler's Job

The Compiler's Job

Provide a “Single Program”
Abstraction

Deal with the Local Store:

- fit code on SPE
- handle global memory access
- prevent instruction starvation
- hide memory latency

The Compiler's Job

Provide a “Single Program”
Abstraction

Deal with the Local Store:

- fit code on SPE
- handle global memory access
- prevent instruction starvation
- hide memory latency

Vectorization

Scalar Variable Overhead

The Compiler's Job


Provide a “Single Program”
Abstraction

Deal with the Local Store:

- fit code on SPE
- handle global memory access
- prevent instruction starvation
- hide memory latency


Vectorization
Scalar Variable Overhead

Namely, pad slots
and put in registers




Code Partitioning

Greedily collapse functions into same partition (when they fit) -- minimize inter-partition calls.



Call Graph -- Edges are call frequencies


Code Partitioning (runtime)



Software Cache

Does the hard case right by emulating a data cache.
(4-way set associative, 128-byte lines)





- | | | | |
|------------------------------|----------------------------------|---------------------------|---------------------------|
| High tag bits for hit | Tag index | Address of hit cache line | Dirty bits in tag entry |
| High tag bits of other lines | Offset in line | Addresses of other lines | Unused space in tag entry |
| for this tag | Don't care | for this tag | Register operation result |
| for this tag | Address of tag array (high bits) | | Memory location for load |

Hiding Memory Latency

Simple: Allocate local variables locally.

Tricky: Use array tiling.

Array Tiling By Example

“Sum A”

```
sum = 0;  
for (i = 0; i < 100; ++i) {  
    sum += A[i];  
}
```

Before:

Global Memory: 

Local Memory: 

```
sum = 0;
for (i = 0; i < 100; ++i) {
    Copy A[i] to Local[0];
    sum += Local[0];
}
```

Before:

Global Memory: 

Local Memory: 

```
sum = 0;
for (i = 0; i < 100; ++i) {
    Copy A[i] to Local[0];
    sum += Local[0];
}
```


Before:

Global Memory: 

Local Memory: 

```
sum = 0;
for (i = 0; i < 100; ++i) {
    Copy A[i] to Local[0];
    sum += Local[0];
}
```

Simple Array Tiling:

Global Memory:



Local Memory:



```
sum = 0;
for (j = 0; j < 100; j += 5) {
    Copy A[j:j+4] to Local[0:4]
    for (i = 0; i < 5; ++i) {
        sum += Local[i];
    }
}
```

Simple Array Tiling:

Global Memory: 

Local Memory: 

```
sum = 0;
for (j = 0; j < 100; j += 5) {
    Copy A[j:j+4] to Local[0:4]
    for (i = 0; i < 5; ++i) {
        sum += Local[i];
    }
}
```

Simple Array Tiling:

Global Memory: 

Local Memory: 

```
sum = 0;
for (j = 0; j < 100; j += 5) {
    Copy A[j:j+4] to Local[0:4]
    for (i = 0; i < 5; ++i) {
        sum += Local[i];
    }
}
```

Double Buffering:

Global Memory: 

Local Memory: 

```
sum = 0;
current = Local;
next = Local + 5;
Copy A[0:4] to current[0:4];
for (j = 5; j < 100; j += 5) {
    StartCopy A[j:j+4] to next[0:4];
    for (i = 0; i < 5; ++i) sum += current[i];
    WaitCopy
    swap(next, current);
}
```

Double Buffering:

Global Memory: 

Local Memory: 

```
sum = 0;
current = Local;
next = Local + 5;
Copy A[0:4] to current[0:4];
for (j = 5; j < 100; j += 5) {
    StartCopy A[j:j+4] to next[0:4];
    for (i = 0; i < 5; ++i) sum += current[i];
    WaitCopy
    swap(next, current);
}
```

Double Buffering:



```
sum = 0;
current = Local;
next = Local + 5;
Copy A[0:4] to current[0:4];
for (j = 5; j < 100; j += 5) {
    StartCopy A[j:j+4] to next[0:4];
    for (i = 0; i < 5; ++i) sum += current[i];
    WaitCopy
    swap(next, current);
}
```

Double Buffering:



```
sum = 0;
current = Local;
next = Local + 5;
Copy A[0:4] to current[0:4];
for (j = 5; j < 100; j += 5) {
    StartCopy A[j:j+4] to next[0:4];
    for (i = 0; i < 5; ++i) sum += current[i];
    WaitCopy
    swap(next, current);
}
```


Double Buffering:

Global Memory: 

Local Memory: 

```
sum = 0;
current = Local;
next = Local + 5;
Copy A[0:4] to current[0:4];
for (j = 5; j < 100; j += 5) {
    StartCopy A[j:j+4] to next[0:4];
    for (i = 0; i < 5; ++i) sum += current[i];
    WaitCopy
    swap(next, current);
}
```

Triple Buffering

When?

An Observation

An Observation

IBM Cell BE | NVIDIA G8x

An Observation

We had plenty to talk
about over here...

...not so much over
here.

Why?

IBM Cell BE | NVIDIA G8x

Jim's Opinion:

General-Purpose
Computation

Specialized
Applications

Consider the Applications:



IBM Cell BE | NVIDIA G8x

Your Opinion?

IBM Cell BE | NVIDIA G8x