

Lecture 15

Register Allocation: Coalescing and Spilling

(Slides courtesy of Seth Goldstein and David Koes.)

Review: An Example, k=4


```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
  <- w
  <- t
  <- u
  
```

Review: An Example, k=4

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
  <- w
  <- t
  <- u
  
```




Compute live ranges

Review: An Example, k=4

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
  <- w
  <- t
  <- u
  
```



Construct the interference graph

Review: An Example, k=4

Voila, registers are assigned!

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

Color the graph

But, can we do better?

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 5

An Example, k=4

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

u & v are special. They interfere, but only through a move!

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 6

An Example, k=4

```

uv <- 1
w <- uv + 3
x <- w + uv
u <- v
t <- uv + x
<- w
<- t
<- uv

```

Rewrite the code to coalesce u & v

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 7

Is Coalescing Always Good?

Was 2-colorable, now it needs 3 colors

So, we treat moves specially.

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 8

An Example, $k=4$

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

Interference from moves become "move edges."

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 9

An Example, $k=3$

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

Compute live ranges

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 10

An Example, $k=3$

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

Construct the interference graph

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 11

An Example, $k=3$

```

v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u

```

We need to spill

Color the interference graph

Todd C. Mowry 15-745: Register Spilling Carnegie Mellon 12

An Example, k=3

```

v <- 1
w <- v + 3
M[] <- w
w' <- M[]
x <- w' + v
u <- v
t <- u + x
w'' <- M[]
<- w''
<- t
<- u

```

Rewrite program

Carnegie Mellon

Todd C. Mowry 15-745: Register Spilling 13

An Example, k=3 (Old)

```

v <- 1
w <- v + 3
M[] <- w
w' <- M[]
x <- w' + v
u <- v
t <- u + x
w'' <- M[]
<- w''
<- t
<- u

```

Recalculate live ranges

Spilling reduces live ranges, which decreases register pressure.

Carnegie Mellon

Todd C. Mowry 15-745: Register Spilling 14

An Example, k=3

```

v <- 1
w <- v + 3
M[] <- w
w' <- M[]
x <- w' + v
u <- v
t <- u + x
w'' <- M[]
<- w''
<- t
<- u

```

Recalculate interference graph

Carnegie Mellon

Todd C. Mowry 15-745: Register Spilling 15

An Example, k=3

```

v <- 1
w <- v + 3
M[] <- w
w' <- M[]
x <- w' + v
u <- v
t <- u + x
w'' <- M[]
<- w''
<- t
<- u

```

Recolor the graph

Carnegie Mellon

Todd C. Mowry 15-745: Register Spilling 16

Things We Have Seen So Far

- Interference Graph
- Coalescing
- Coloring
- Spilling

General Plan

- Construct an interference graph
- Respect special registers:
 - avoid reserved registers
 - use registers properly
 - respect distinction between callee/caller save registers
- Map temporaries to registers
- Generate code to save & restore
- Deal with spills

Special Registers

- Which registers can be used?
 - Some registers have **special uses**.
 - Register 0 or 31 is often **hardwired to contain 0**.
 - Special registers to hold **return address, stack pointer, frame pointer, global area, etc.**
 - Reserved registers for **operating system**.
 - Typically, leaves about 20 or so registers for other general uses.
- Impact on register allocation:
 - Temps should be assigned only to the **non-reserved registers**.
 - Hard registers are **pre-colored in the interference graph**.

Register Usage Conventions

- Certain registers are used for **specific purposes** by standard **calling convention**.
 - **4-6 argument** registers.
 - The first 4-6 arguments to procedures/functions are always passed in these registers.
 - **~8 callee-save** registers.
 - These registers must be **preserved across procedure calls**. Thus, if a procedure wants to use a callee-save register, it **must first save the old value and then restore it** before returning.
 - The **remainder are caller-save** registers.
 - These are **not preserved across procedure calls**. Thus, a procedure is **free to use them without saving first**.
 - Includes the argument registers.

Spilling to Memory

- **CISC** architectures
 - can operate on data in memory directly
 - memory operations are slower than register operations
- **RISC** architectures
 - machine instructions can only apply to registers
 - **Use**
 - must first load data from memory to a register before use
 - **Definition**
 - must first compute RHS in a register
 - store to memory afterwards
 - Even if spilled to memory, needs a register at time of use/definition

Extending Coloring: Design Principles

- **A pseudo-register is**
 - **Colored successfully**: allocated a hardware register
 - **Not colored**: left in memory
- **Objective function**
 - Cost of an uncolored node:
 - proportional to number of uses/definitions (dynamically)
 - estimate by its loop nesting
 - Objective: minimize sum of cost of uncolored nodes
- **Heuristics**
 - **Benefit of spilling** a pseudo-register:
 - increases colorability of pseudo-registers it interferes with
 - can approximate by its degree in interference graph
 - **Greedy heuristic**
 - spill the pseudo-register with lowest cost-to-benefit ratio, whenever spilling is necessary

Coloring Algorithm (Without Spilling)

Build interference graph

Iterate until there are no nodes left:

If there exists a node v with less than n neighbors
place v on stack to register allocate

else
return (coloring heuristics fail)
remove v and its edges from graph

While stack is not empty

Remove v from stack
Reinsert v and its edges into the graph
Assign v a color that differs from all its neighbors

Chaitin: Coloring and Spilling

- **Identify spilling**

Build interference graph
Iterate until there are no nodes left
If there exists a node v with less than n neighbor
place v on stack to register allocate
else
 $v =$ node with highest degree-to-cost ratio
mark v as spilled
remove v and its edges from graph
- **Spilling may require use of registers; change interference graph**

While there is spilling
rebuild interference graph and perform step above
- **Assign registers**

While stack is not empty
Remove v from stack
Reinsert v and its edges into the graph
Assign v a color that differs from all its neighbors

Spilling

- What should we spill?
 - Something that will eliminate a lot of interference edges
 - Something that is used infrequently
 - Maybe something that is live across a lot of calls?
- One Heuristic:
 - spill cheapest live range (aka "web")
 - $Cost = \lceil \frac{(\# \text{ defs \& uses}) * 10^{\text{loop-nest-depth}}}{\text{degree}} \rceil$

15-745: Register Spilling


25

Carnegie Mellon

Todd C. Mowry

Quality of Chaitin's Algorithm

- Giving up too quickly



- An optimization: "Prioritize the coloring"
 - Still eliminate a node and its edges from graph
 - Do not commit to "spilling" just yet
 - Try to color again in assignment phase.

15-745: Register Spilling

26

Carnegie Mellon

Todd C. Mowry

Setting Up For Better Spills

- We want variables that are not live across procedures to be allocated to caller-save registers. Why?
- We want variables live across many procedures to be in callee-save registers
- We want live ranges of pre-colored nodes to be short!
- We prefer to use callee-save registers last.

15-745: Register Spilling


27

Carnegie Mellon

Todd C. Mowry

Splitting Live Ranges

- Recall: Split pseudo-registers into live ranges to create an interference graph that is easier to color
 - Eliminate interference in a variable's "dead" zones.
 - Increase flexibility in allocation:
 - can allocate same variable to different registers



15-745: Register Spilling

28

Carnegie Mellon

Todd C. Mowry

Insight


- Split a live range into smaller regions (by paying a small cost) to create an interference graph that is easier to color
 - Eliminate interference in a variable's "nearly dead" zones.
 - Cost: Memory loads and stores
 - Load and store at boundaries of regions with no activity
 - # active live ranges at a program point can be $>$ # registers
 - Can allocate same variable to different registers
 - Cost: Register operations
 - a register copy between regions of different assignments
 - # active live ranges cannot be $>$ # registers

Examples

Example 1:

```
FOR i = 0 TO 10
  FOR j = 0 TO 10000
    A = A + ...
    (does not use B)
  FOR j = 0 TO 10000
    B = B + ...
    (does not use A)
```

Example 2:








Live Range Splitting

- When do we apply live range splitting?
- Which live range to split?
- Where should the live range be split?
- How to apply live-range splitting with coloring?
 - Advantage of coloring:
 - defers arbitrary assignment decisions until later
 - When coloring fails to proceed, may not need to split live range
 - degree of a node $\geq n$ does not mean that the graph definitely is not colorable
 - Interference graph does not capture positions of a live range


One Algorithm

- Observation: spilling is absolutely necessary if
 - number of live ranges active at a program point $>$ n
- Apply live-range splitting before coloring
 - Identify a point where number of live ranges $>$ n
 - For each live range active around that point:
 - find the outermost "block construct" that does not access the variable
 - Choose a live range with the largest inactive region
 - Split the inactive region from the live range





- ### Why Two Methods?
- With Briggs, one needs to look at **all neighbors of a & b**
 - With George, only need to look at **neighbors of a**.
 - We need to insert **hard registers** in graph and they will have **LARGE adjacency lists**.
 - Hence:
 - Precolored nodes have infinite degree
 - No other precolored nodes in adjacency list
 - Use **George** if one of a & b is precolored
 - Use **Briggs** if both are temps
- 15-745: Register Spilling 38 Carnegie Mellon Todd C. Mowry



- ### Avoiding Callee-Save Registers
- Move callee-save register to temp at start of procedure
 - Move it back at end of procedure
 - What happens if there is **no register pressure?**
 - What happens if there is **a lot of register pressure?**
- ```


entry: define r
 temp <- r
 ...
exit: r <- temp
 use r

```
- 15-745: Register Spilling 40 Carnegie Mellon Todd C. Mowry

## Allocating Long-Lived Vars to Callee-Save Registers

- CALL instruction "defines" all callee-save registers

```
entry: define re
 t1 <- re
 x <-
 ...
 call
 ...
 <- x
 <- x
exit: re <- t1
 use re
```



## Keeping the Frame Size Down

- How do you allocate spilled vars?
- What about `mov a, b` where both a & b have been spilled?
- Use graph-coloring with aggressive coalescing!
- Use liveness info to create an interference graph of the spilled nodes
- Coalesce ALL non-interfering moves between spilled nodes
- Simplify/Select
- Colors map to frame locations
- Note: Do this before rewriting the program so the moves are eliminated.