Assembly Language

• Implicit Pipelining

• Interconnect oriented

• Re-targettable to:

  • Variations of our architecture
  • Other architectures using pipeline reconfig.

• Generates

  • Behavioral Verilog for CVH simulator
  • Bit-streams for CVH

Previous slide

Next slide

Back to first slide

View graphic version