Modes of Operation
Logic Engine Mode
“emulate a single, large design”
Multiple FPGA cycles per virtual cycle
Time-Share Mode
“emulate several independent, communicating FPGAs.”
What’s it gonna be?
Previous slide
Next slide
Back to first slide
View graphic version