Time-Share Mode

• Multi-user cycles per configuration

• 8 FPGAs in same physical place

  • Interfacing at I/Os (independent)

• Cut down on reconfiguration

  • Background while operating on another

• One config for input, one for output

Previous slide

Next slide

Back to first slide

View graphic version