Reconfiguration Continuum

ASIC

CPU

1 cycle

eternity

Standard

FPGA

Time-share

FPGA

PipeRench

Dharma

Logic Emulation FPGA

Previous slide

Back to first slide

View graphic version