Processor/Fabric Communication
Pre-assigned special registers feed array.
Compiler must ensure latency is correct.
R0 = R8-R9
R1 = R10 * 2;
Load R3;
Load R4;
R16 = RFUOP#12
What about cache miss? page fault? exception? interrupt?
Previous slide
Next slide
Back to first slide
View graphic version