Micro-Architecture

• 24x32 CLBs, arranged as 2-bit slices.

• Only 4-bits of state per CLB.

• Timing is specified in terms of operations:

  • short + simple + short + simple
  • long + any-function/wout carry chain
  • short + any-function

• Larger than an FPU

Previous slide

Next slide

Back to first slide

View graphic version