Can Increasing the Hit Ratio Hurt Cache Throughput?

Ziyue Qiu

Juncheng Yang Mor Harchol-Balter

ОКОННАКСНОСТВАТТЕК
Показания
Показания<

Carnegie Mellon University Computer Science Dept. Introduction to Probability for Computing Mor Harchol-Balter

What is a Cache?



Cache Eviction Policies

Also Common: FIFO

Most Common: LRU



Why LRU is most popular





Common Wisdom



Beckman, Berg, Berger, Bunt, Carrig, Chen, Cheng, Cho, Cidon, Ciucu, Crooks, Eager, Feng, Gandhi, Ganger, Grosof, Gunasekar, Harchol-Balter, Hellerstein, Henningsen, Kozuch, Lakew, Li, Lu, McAllister, Sabnis, Schmitt, Sitaraman, Stoica, Sunderrajan, Tran, Vinayak, Willick, Yang, Yu, Yue, Zhu ...





Seems no one has actually studied the relationship between hit ratio and throughput/latency...

Thesis of Talk

For today's LRU-based caching systems,



Caching System Implementation

- Prototype of Meta's HHVM cache
- □ Run on CloudLab platform
- \Box Requests are for 4KB blocks from Zipfian ($\theta = 0.99$) popularity distribution
- Intel Xeon Platinum CPU for cache with 72 cores.

☐ <u>KEY POINTS</u>:

- DRAM-based cache
 - Very fast (0.51 μ s) & Highly concurrent (72 cores)
- SSD-based disk
 - \circ 100 μs but we emulate range from 5 μs 500 μs
 - Highly concurrent (72 concurrent requests)
- Each request is handled by a single core.
 Total # requests in system is limited by #cores → MPL = 72

Queueing model for LRU caching system

 $\mathsf{MPL} = 72$



Q-theory: "Find the bottleneck"



 $\mathsf{MPL} = 72$



<u>STEP 1</u> :		
Think	$E[Z] = E[Z_{cache}] + (1 - p_{hit})E[Z_{disk}]$	
time		12

 $\mathsf{MPL} = 72$







Regimes





– – Implementation

3 Regimes

• $p_{hit} < 0.59$		
$\rightarrow X = \text{Left term}$		
$\rightarrow X$ increases with p_{hit}		
* $0.59 < p_{hit} < 0.84$		
$\Rightarrow X = \frac{1}{D_{head}} = \frac{1}{0.59}$		
<i>D_{head}</i> 0.59		

✤
$$p_{hit} > 0.84$$
→ $X = \frac{1}{D_{delink}} = \frac{1}{0.7p_{hit}}$
→ X decreases with p_{hit}

Summary



When <u>*p*hit</u> is high:

- Delink server becomes bottleneck
- Increasing p_{hit} increases demand on Delink server, making queue even longer
 - → Request latency↑ Throughput ↓

Same story holds for all LRU variants



Future trends

- 1. Disks will get faster.
- 2. Concurrency level will increase for both cache and disk.



Faster Disk Speed



Higher Concurrency

Both trends decrease p_{hit}^*



Recall: $X \le \min\left(\frac{\text{MPL}}{D + \boldsymbol{E}[Z]} , \frac{1}{D_{max}}\right)$

As MPL[↑] and $E[Z_{disk}] \downarrow$ the D_{max} term matters sooner.

For FIFO-based caches, X-put only rises



Breakdown of Cache Eviction policies

LRU-like behavior

LRU	LeCaR		
SLRU	CACHEUS		
ARC			
LIRS			
TinyLFU			
LFU			



FIFO-like behavior





Improving future Caching Systems

The problem with LRU:



Q: Why not just forgo LRU altogether & do FIFO?

A: FIFO is less efficient in its use of cache space!

What we really need is some combination of LRU & FIFO!

- Naïve mixture: Probabilistic-LRU
- Better idea:



As p_{hit} gets high, if X-put starts dropping, skip doing Delink step (as in FIFO).

Conclusion





Mor Harchol-Balter, Carnegie Mellon University.

Faster Disk Speed



Conclusion



- ➢ <u>Olden days</u>: Slower disk + lower MPL → "top left corner": higher hit ratio helps
- ➢ Also in olden days: lower disk concurrency → Queueing at disk → Disk is bottleneck
- But today with concurrent disks, bottleneck has shifted to cache operations.
- > Operations on the hit path (Delink) become bottleneck when p_{hit} is high.
- > When this happens, throughput will drop. One solution: mix LRU & FIFO.

Mor Harchol-Balter, Carnegie Mellon University.