



# Compiling C to Asynchronous Hardware


Mihai Budiu, Girish Venkataramani,  
Tiberiu Chelcea, Seth Goldstein

{mishaib, girish, tibi, seth}@cs.cmu.edu

Carnegie Mellon

[www.cs.cmu.edu/~phoenix](http://www.cs.cmu.edu/~phoenix)

# Moore's Law



# Outline

- Context: Future of Electronics
  - Overview of Compilation Process
  - From C to Dataflow
  - From Dataflow to Asynchronous Circuits
  - Demo [throughout the presentation]

Async'04

© 2003-4 Carnegie Mellon University

2

# Moore's Law



## Imagine: Computers that

- Imagining it is hard enough,  
achieving it requires a rethink of  
the entire tool chain.

# Computers from atomic scale components



Async'04

© 2002-4 Carnegie Mellon University

Async'04


© 2002-4 Carnegie Mellon University

4

# Size Matters

As we scale down:

- Devices become
  - More variable
  - More faulty (defects & faults)
  - More numerous
- Fabrication becomes
  - More constrained
  - More expensive
- Design becomes
  - More complicated
  - More expensive



Requires:

- Defect tolerant architectures
- Higher level specification
- Universal substrate

Async'04



© 2002-4 Carnegie Mellon University

5

# Technical Challenges

## Delay

gate	5ps
wire	10ps





Cannot rely on global signals  
(clock is a global signal)

Async'04


© 2002-4 Carnegie Mellon University

6

# Complexity Challenges



+ Testing  
+ Verification



Async'04


© 2002-4 Carnegie Mellon University

7


# \$\$\$\$\$\$ Challenges

## EXTREME ULTRAVIOLET LITHOGRAPHY

Mask defect of 3 atoms  
→ chip defect!



+ Testing  
+ Verification



© 2002-4 Carnegie Mellon University

8

## Manufacturing Paradigm Shift Required

Today

- Reliable Systems from reliable components
- Functionality invested at time of manufacture
- Behavior remains same as features scales down

## Manufacturing Paradigm Shift Required


Today

- Reliable Systems from reliable components  
*Reliable systems from unreliable components*
- Functionality invested at time of manufacture  
*Functionality modified after manufacture*  
*New manufacturing: Bottom-up assembly*
- Behavior remains same as features scales down  
*Expect increased variability*  
*Changes in functionality*  
*Restrictions on connectivity*


## Defect Tolerant Architectures

- Features:
  - Regular topology
  - Homogenous resources
  - Fine-grained?
  - Post-fabrication modification
- Example from today: DRAM
  - Requires external device for testing
  - Requires external device for repair
- Logic? **FPGA**

## FPGA



## DFT tool flow




Async'04

© 2002-4 Carnegie Mellon University

13

## Reconfigurability & DFT

- FPGA computing fabric
  - Regular
  - periodic
  - Fine-grained
  - Homogenous
- programs  $\Rightarrow$  circuits
- Aides defect tolerance



Async'04

© 2002-4 Carnegie Mellon University

14


## Reconfigurable Computing

### General-Purpose


```
int reverse(int x)
{
    int k,r=0;
    for (k=0; k<64; k++)
        r |= x&1;
        x = x >> 1;
        r = r << 1;
    }
int func(int* a,int *b)
{
    int j,sum=0;
    for (j=0; *a>0; j++)
        sum+=reverse(*a);
    }
```

Compiler

### Custom Hardware



### General-Purpose Custom Hardware



Async'04

© 2002-4 Carnegie Mellon University

15

## Advantages of Reconfigurable

- Flexibility of a processor
  - Performance of custom hardware
- Near


You have to store the configuration!

Async'04

© 2002-4 Carnegie Mellon University

16

## Heart of an FPGA




Async'04

© 2002-4 Carnegie Mellon University

17

## The Molecular Electronics Advantage: A Reconfigurable Switch




- Each crosspoint is a reconfigurable switch
- Can be programmed using the signal wires

Eliminates overhead found in CMOS FPGAs!

Async'04

18

## The NanoFabric



- Nanoscale layer put **deterministically** on top of CMOS
- Highly regular
- $\sim 10^8$  long lines
- $\sim 10^6$  clusters
  - Cluster has 128 blocks

Async'04

© 2002-4 Carnegie Mellon University

19

## How Do V - Low design cost



- High design cost
- High Power
- Expensive manufacturing
- Design invested at fab time
- Intolerant of variability




You are here

Async'04

20

## Spanning 10-orders of Magnitude



Async'04

© 2002-4 Carnegie Mellon University

21

## Bryant's Law

- Processor verification is always **10 years behind**
- What to do?

Don't use processors!

Async'04

© 2002-4 Carnegie Mellon University

22

## Application-Specific Hardware

Compiler-synthesized architecture



- Fast prototyping: **automatic** from ANSI C  $\Rightarrow$  HW
- High performance: **sustained**  $\approx 1$  GOPS [@180nm]
- Low power: Energy/op **100-1000x better** than  $\mu$ P

From dusty-deck C program kernels

Async'04

© 2002-4 Carnegie Mellon University


23

## ASH: Application-Specific Hardware

Circuits

Memory partitioning

Interconnection net



Async'04

© 2002-4 Carnegie Mellon University


24

# Circuits From Compilers


## 1. Program

```
int reverse(int x)
{
    int k, r=0;
    for (k=0; k<64; k++)
        r |= x&1;
    x = x >> 1;
    r = r << 1;
```


## 2. Split-phase Abstract Machines



## 3. Configurations placed independently



## 4. Placement on chip



# Current Usage Methodology

## C Application

## This toolflow

## "coprocessor" custom/reconf

## C Application

## HW/SW partitioning

selected functions selected functions

## C compiler

## This toolflow

## CPU

## "coprocessor" custom/reconf

## memory


# Why Asynch From C?

- Why Asynch?
  - Tolerant of variability
  - Supports defect tolerance by remapping
  - Lower power
  - Natural composability
- Why imperative sequential language?
  - Fast prototyping
  - Lower design costs
  - More human talent
  - Our first starting point:  
If we can do this, we can do anything ...

# Outline

- Context: Future of Electronics
- Overview of Compilation Process
- From C to Dataflow
- From Dataflow to Asynchronous Circuits
- Demo [throughout the presentation]


# CASH: Compiling for ASH



Async'04

29

## Tool-flow



30

## Validation

- Compiled Mediabench kernels
- Mapped to 180nm/2V library
- Fully automatic from C to layout
- Bit-accurate simulations

## Results

- **Compile speed:** C  $\Rightarrow$  Verilog in seconds
- **Area:** 1-8 mm<sup>2</sup>
- **Performance:** 500-1000 MOPS
- **Power consumption:** 5-30mW
- **Energy:** 10-160 ops/nanoJoule

Async'04


© 2002-4 Carnegie Mellon University

31

© 2002-4 Carnegie Mellon University

32

## Energy-Delay (CPU/ASH)




Async'04

© 2002-4 Carnegie Mellon University

33

## Energy Efficiency




Async'04

© 2002-4 Carnegie Mellon University

34

## Async Processor Power




Async'04

© 2002-4 Carnegie Mellon University

35

## Timing: CPU times better




Async'04

© 2002-4 Carnegie Mellon University

36

# ASH Area



Async'04

© 2002-4 Carnegie Mellon University

37

# Implementation Overview

## Style:

- Micropipelines
- 4-phase bundled-data handshaking

## Implementation Features:

- No centralized control
- Completely parallel datapath
- Single writer for all datapath channels
- No arbitration on datapath

## Monolithic memory:

- Pipelined arbitrated memory access net

Async'04

38

# Optimizations


- Scalar optimizations
  - unreachable/dead code, gcse, strength reduction, loop-invariant code motion, software pipelining, reassociation, algebraic simplifications, induction variable optimizations, loop unrolling, inlining
- Memory optimizations
  - dependence & alias analysis, register promotion, redundant load/store elimination, memory access pipelining, loop decoupling
- Boolean optimizations
  - Espresso CAD tool, bitwidth analysis

Async'04

© 2002-4 Carnegie Mellon University

39

# Tutorial Outline



Async'04

40

# Part I

## From C to Dataflow




# Computation = Dataflow

## Programs

```
x = a & 7;  
...  
y = x >> 2;
```

## Circuits




- Operations  $\Rightarrow$  functional units
- Variables  $\Rightarrow$  wires
- No interpretation

Async'04


© 2002-4 Carnegie Mellon University

42

## Basic Computation



## Asynchronous Computation



43

Async'04

© 2002-4 Carnegie Mellon University

44

# Compilation Outline


- Suif is the front-end
- standard transformation
- some optimizations

C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04

45

# Hyperblocks




C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04 © 2002-4 Carnegie Mellon University

46

# Predication

hyperblock




C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04

47

# Speculation




C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04 © 2002-4 Carnegie Mellon University

48

# Example Conditional

```
if (x > 0)
  y = -x;
else
  y = b*x;
... = y;
```




**predication**

```
p = (x > 0)
if (p) y = -x;
if (!p) y = b*x;
... = y;
```

**speculation**

```
p = (x > 0);
y1 = -x;
y2 = b*x;
y = mux(p, !p, y1, y2);
... = y;
```



C → CFG →  $\Sigma$  acyclic → dataflow → circuits


Async'04

© 2002-4 Carnegie Mellon University

49

# MUX = Single-Assignment

```
if (x > 0)
  y = -x;
else
  y = b*x;
```




C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04

50

# Critical Paths

```
if (x > 0)
  y = -x;
else
  y = b*x;
```



C → CFG →  $\Sigma$  acyclic → dataflow → circuits


Async'04

© 2002-4 Carnegie Mellon University

51

# Lenient (Early) Evaluation

```
if (x > 0)
  y = -x;
else
  y = b*x;
```




Solves the problem of unbalanced paths

C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04

52



# Stitching Hyperblocks



$C \rightarrow \text{CFG} \rightarrow \Sigma \text{ acyclic} \rightarrow \text{dataflow} \rightarrow \text{circuits}$

© 2002-4 Carnegie Mellon University


# Loops: Control Flow $\Rightarrow$ Data Flow



$C \rightarrow \text{CFG} \rightarrow \Sigma \text{ acyclic} \rightarrow \text{dataflow} \rightarrow \text{circuits}$


© 2002-4 Carnegie Mellon University

# Control Flow $\Rightarrow$ Data Flow



$C \rightarrow \text{CFG} \rightarrow \Sigma \text{ acyclic} \rightarrow \text{dataflow} \rightarrow \text{circuits}$

© 2002-4 Carnegie Mellon University



$C \rightarrow \text{CFG} \rightarrow \Sigma \text{ acyclic} \rightarrow \text{dataflow} \rightarrow \text{circuits}$


© 2002-4 Carnegie Mellon University

# Interlude

## Visualization and Debugging



# Visualization




Circuit picture



0.out[0] produces now 7.in[2]  
0.out[0] produces now 14.in[0]  
1.out[0] produces now 15.in[0]  
2.out[0] produces now 16.in[1]  
Event 0: 7.in\_ready[2] posted by 0  
Event 1: 14.in\_ready[0] posted by 0  
Op 14 ready to execute  
Event 2: 15.in\_ready[0] posted by 1  
Op 15 ready to execute  
Event 3: 16.in\_ready[1] posted by 2  
Op 16 ready to execute  
Executing 16 {0} (op\_mu)  
Executing 15 {0} (op\_mu)  
Executing 14 {0} (op\_mu)  
squares: op 0/op\_arg  
squares: op 7/op\_eta {1}  
squares: op 14/op\_mu {1}  
squares: op 15/op\_mu {1}  
squares: op 16/op\_mu {1}

Execution trace




Visualization

Async'04

© 2002-4 Carnegie Mellon University

58

## Visualization Toolflow



## Visualization Options

Visualization  
script

c2verilog -a  
*circuit animation*

c2verilog -p  
*dynamic critical path*

Event-driven  
simulation

C + runtime lib  
*high-level*

Verilog+ModelSim  
*low-level*

# Live Demo #1

compiling and running “sum of squares”




## Initial Setup

1. Start X-Win (double click on the icon)
2. Start putty
  - Select “troia” connection (double click on the name)
  - Login name: tutX (X = number on the machine CAD\_PCX)
  - Password: async04
3. In the putty window, type:  
\$ initial.pl cash  
\$ cd cash

## Compiling Sum of Squares

- Look at source: demo\_squares/orig/sum\_of\_squares.c
- Compile and simulate (high-level):  
\$ c2verilog.pl -p squares1.dot demo\_squares squares
- This generates
  - a dot file (squares1.dot)
  - with critical path highlighted
- View the circuit using dotty  
\$ dotty squares1.dot &
  - Use the Dotty hand-out to interpret the graph
  - Note the critical path
    - red = most critical
    - green = less critical


## Dotty output for squares



## Animation of the circuit


- Break for ghostview

## Last-Arrival Events



- Event enabling the generation of a result
- May be an ack
- Critical path=collection of last-arrival edges

## Dynamic Critical Path




1. Start from last node
2. Trace back along last-arrival edges
3. Some edges may repeat

## Pipelining the multipliers

- Compile and simulate (high-level):  
\$ c2verilog.pl -m -p squares2.dot demo\_squares squares
- View the circuit using dotty  
\$ dotty squares2.dot &
  - Use the Dotty hand-out to interpret the graph
  - Note the critical path (colored edges, red = most critical)

## After pipelining the Multiplier




69

© 2002-4 Carnegie Mellon

## Pipelining

*pipelined  
multiplier  
(8 stages)*




step=1

© 2002-4 Carnegie Mellon University

70

## Pipelining




step=2

71

© 2002-4 Carnegie Mellon University

## Pipelining




step=3

© 2002-4 Carnegie Mellon University


72

Async'04


# Pipelining




# Pipelining




# Pipelining



# Pipelining



## Pipelining




*critical path*

Async'04

© 2002-4 Carnegie Mellon University

77

## Pipeline balancing




step=7

Async'04  
© 2002-4 Carnegie Mellon University

78

## Pipeline balancing



*critical path*

decoupling FIFO

Async'04

© 2002-4 Carnegie Mellon University

79

## Live Demo #2

Pipeline Balancing “sum of squares”



Async'04


© 2002-4 Carnegie Mellon University

80


# Compile with ‘-i’ option

- Compile and simulate (high-level):  
\$ c2verilog.pl –m –i –p squares3.dot demo\_squares squares
- View the circuit using dotty  
\$ dotty squares3.dot &
  - Use the Dotty hand-out to interpret the graph
  - Notice the difference in the critical path between this and squares2.dot
  - Empty ovals = FIFO’s for pipeline balancing


# Dotty after balancing




# Predication and Side-Effects



# Memory Access



# Procedure calls




Async'04

© 2002-4 Carnegie Mellon University

85

# Recursion



Async'04

86

## Other details

- Stack handling for locals
- “Return address” for procedures
- Rules for executing “constants”
- Additional synchronization required to handle loops  
(all “merge” nodes must pass same input)
- Hold loop-invariant value flow in registers

C → CFG →  $\Sigma$  acyclic → dataflow → circuits

87

## Part II

### From Dataflow to Asynchronous Circuits



C → CFG →  $\Sigma$  acyclic → dataflow → circuits

Async'04

© 2002-4 Carnegie Mellon University

# Background Demo


ANSI-C to circuit layout  
adpcm\_decoder – Voice decoding




# Analyze Datapath Delays

- View the C source code  
\$ emacs adpcm\_d/orig/adpcm.c &
- Generate the Verilog  
\$ c2verilog.pl adpcm\_d adpcm\_decoder
- Move to ece.cmu.edu  
\$ scp -r adpcm\_d/verilog/\*  
girishv@entwhistle.ece.cmu.edu:/scratch/girishv/livedemo/vdump  
\$ ssh girishv@entwhistle.ece.cmu.edu  
\$ cd /scratch/girishv/livedemo
- Compute datapath delays  
\$ generate\_delay\_file.pl -k -d vfiles vdump delays


## Overview: Design Flow



## Design Flow: Behavioral Synthesis



## Design Flow: Synthesis




Async'04

© 2002-4 Carnegie Mellon University

93

## Design Flow: Synthesis




Async'04

© 2002-4 Carnegie Mellon University

94

## Design Flow: Layout




Async'04

© 2002-4 Carnegie Mellon University

95

## Design Flow: Integration & Automation



Async'04

© 2002-4 Carnegie Mellon University

96

# Background Demo: Check


ANSI-C to circuit layout  
adpcm\_decoder – Voice decoding



# Synthesis

- View the delay info  
  \$ cat delays  
  \$ cat vfiles/op\_add.v
- Insert matched delays  
  \$ insert\_delays.pl delays vfiles delaydir
- Tech-Mapping using Synopsys Design Compiler  
  \$ techmap\_bench.pl –m all –x delaydir syndir

## Outline: Verilog Generation



## Pegasus → Verilog


### Implementation: 1:1 mapping

- Node ⇒ pipeline stage
- Edge ⇒ bundled-data channel
  - Communication: *4-phase bundled data protocol*  
allows for reusing existing synchronous datapath units

### Other Features:

- Some special implementations (eg. leniency)
- Memory: shared
  - needs arbitration network

# Pipe Stage Architecture




Async'04

© 2002-4 Carnegie Mellon University

101

# Pipe Stage Architecture




Async'04

© 2002-4 Carnegie Mellon University

102

# Pipe Stage Architecture




Async'04

© 2002-4 Carnegie Mellon University

103

# Pipe Stage Architecture




Async'04

© 2002-4 Carnegie Mellon University

104

## Completion Detection: 2-bit Register




Async'04

© 2002-4 Carnegie Mellon University

105

## Completion Detection: 2-bit Register




Async'04

© 2002-4 Carnegie Mellon University

106

## Completion Detection: 2-bit Register




Async'04

© 2002-4 Carnegie Mellon University

107

## Pipe Stage Architecture



Async'04

© 2002-4 Carnegie Mellon University

108

## Background Demo: Check

ANSI-C to circuit layout  
adpcm\_decoder – Voice decoding



## Simulation & Layout

- See synthesis generated files  
\$ ls syndir/\*.sdf syndir/\*.v
  - circ\_gate.v is the gate-level verilog
- Simulate  
\$ vsim\_bench\_tut.pl -x delaydir syndir 100000 simdir
- Note (and save) timing  
\$ grep "donetoken = 1" transcript  
\$ cp transcript pre\_layout\_sim.time
- Do Layout  
\$ layout.pl -l wireload.cse -m all syndir pnrdir
  - Follow instructions ("seultra -m=3500")


## Lenient (Early) Evaluation

**Leniency:** output result before all inputs arrive


Handshaking:

- Output *Req* is emitted early
- Input *Acks* emitted after all inputs arrive

## Example: 1-bit OR (strict)



## Example: 1-bit OR (lenient)




Async'04

© 2002-4 Carnegie Mellon University

113

## Early Output: A = 1




Async'04

© 2002-4 Carnegie Mellon University

114

## Generalizing ...




Async'04

© 2002-4 Carnegie Mellon University

115

## Lenient 2-input Mux Example



Async'04

© 2002-4 Carnegie Mellon University

116

## Live Demo #3

### Leniency in adpcm\_d



## Run without leniency

- Compile  
  \$ c2verilog.pl -v adpcm\_d adpcm\_decoder
- Simulate using Verilog-XL  
  \$ cd adpcm\_d/sim\_ver/  
  \$ verilog +gui \*.v &  
  \$ Exit the simulator (close windows)  
  \$ cd ../../
- Note and save the simulation time  
  \$ timetaken.pl adpcm\_d


## Run with leniency

- Compile  
  \$ c2verilog.pl -I -v adpcm\_d adpcm\_decoder
- Simulate using Verilog-XL  
  \$ cd adpcm\_d/sim\_ver/  
  \$ verilog +gui \*.v &  
  \$ Exit the simulator (close windows)  
  \$ cd ../../
- Compare the simulation time with strict execution  
  \$ timetaken.pl adpcm\_d

## Memory Accesses

- **Implementation:** shared, monolithic memory
  - Many access points, one destination
  - CAB synthesizes an arbitration network for access to memory
- **Token forwarding:** ensures program order for memory operations
  - Source memory op must be *issued before* destination memory op for tokens

# Example



- Sample graph
- Intervening memory access between load and + nodes
- store must be issued after load

Async'04


© 2002-4 Carnegie Mellon University

121

# Memory Access Structures

Four Structures (pipelined):

- *Memory Station*: interface with memory
- *Access Tree*: arbitrated network for memory access
- *Token Tree*: return network for tokens
- *Value Tree*: return network for values




Async'04

© 2002-4 Carnegie Mellon University

122


# Back to Example



© 2002-4 Carnegie Mellon University

123

# Back to Example



Async'04

© 2002-4 Carnegie Mellon University

124

## Live Demo #4


compiling and running “dot product”




## Compiling Dot product

- View C source  
`$ cat demo_dot_product/orig/dotp.c`
- Compile and simulate (high-level):  
`$ c2verilog.pl -p dotp.dot demo_dot_product dot_product`
- View the circuit using dotty  
`$ dotty dotp.dot &`
  - Use the Dotty hand-out to interpret the graph
- If you want to generate verilog (not required):  
`$ c2verilog.pl -v demo_dot_product dot_product`
  - demo\_dot\_product/sim\_ver/circ\_df.v – main circuit
  - demo\_dot\_product/sim\_ver/circ\_mem.v – memory arbitration structures
- Simulate using Verilog-XL  
`$ cd dot_product/sim_ver`  
`$ verilog +gui *.v`
  - Exit the simulator (close windows)


Dotproduct  
no opts



Dotproduct  
w/balancing




## Dotproduct w/unrolling



(The compiler will completely unroll if the body of the loop is small enough and the bounds are known, otherwise partial unrolling is performed.)

## Outline: Synthesis and Layout



## Background Demo: Check

ANSI-C to circuit layout  
adpcm\_decoder – Voice decoding



## Post-Layout

- Check wire load file
  - \$ ls -l wireload.cse
  - \$ head wireload.cse
- Back-annotate wire-loads, and simulate
  - \$ finish\_layout\_dir.pl -m all -x simdir wireload.cse layoutsim

# Synthesis and Tech Mapping

- **Hierarchical Synthesis**

- Each pipeline stage is individually synthesized
- Circuit is then structurally composed


- **CAB synthesizes:**

- Control path Logic (handshaking)
- Delay Elements
- Output Registers and Completion Detection logic


- **Synopsys Design Compiler used:**

- To synthesize datapath logic (in each stage)
- Delay characterization (at the gate level)
- Power Estimation (at the system level)

# Synthesis of a Pipeline Stage



## Delay Matching




$$\Delta = D_{\text{logic}} - (D_{\text{CD}} + D_{\text{HS}}) + \text{slack}$$

$D_{\text{logic}}$  can be accurately estimated since:

- Logic circuit is localized
- Logic output has a fanout of exactly ONE
- Wire load on the output port is known

## Bundling Constraint



Is Data valid when Req is asserted?

- Yes; (at the previous stage's output due to CD)
- Between stages, the onus is on the layout tool

[Completion Detection](#)

# Place and Route

- No clock tree generation
- Predominantly short, local wires
- Timing dependencies are also local
- Our experience with Mediabench:
  - No timing violations
  - Sometimes synthesis (pessimistically) over-estimates wire loads

Async'04

© 2002-4 Carnegie Mellon University

137

# Sync Tools for Async Design

Sync tools in our design flow:

- Synopsys' Design Compiler:
  - Datapath synthesis
  - Annotation for delays (pre- and post-layout)
  - Power characterization
  - Area (pre-layout)
- Cadence's Silicon Ensemble:
  - Layout
  - Wire loads and parasitics extraction
  - Area

Async'04

© 2002-4 Carnegie Mellon University

138

## Sync Tools for Async Design

Conclusions:

- Using bundle-data communication:
  - Re-use synchronous datapath elements
  - Allows for efficient delay matching insertion
- No control logic synthesized!
  - Reason: hazards may be introduced
  - Control logic is very simple; hand-implemented
- Layout:
  - No bundling constraint broken
  - Unexpected positive experience... so far!

**Sync tools can be used for async design!**

Async'04

© 2002-4 Carnegie Mellon University

139

## Background Demo: Finally ..

ANSI-C to circuit layout  
adpcm\_decoder – Voice decoding



Async'04

© 2002-4 Carnegie Mellon University

140

# Compare Execution Times

- Find Execution times

```
$ grep "donetoken = 1" transcript pre_layout_sim.time
```

# Final Demo

Use various compiler options



# Compiler Optimizations

- Check compiler options
  - \$ c2verilog.pl –h
  - l : Leniency
  - u : Do unrolling
  - i : Insert FIFO buffers
  - O : All of the above
  - v : Generate verilog output
  - p: Check critical path
  - m: Pipeline multipliers
- Use various combinations of these to see the effect on execution time

# Instructions for using CASH

- Assume the C file folder is <bench>, and function is <func>
- Compile:  
\$ c2verilog.pl [options] <bench> <func>
- If you specify –p <file> above, then you can view the critical path:  
\$ dotty <file> &
  - Use the Dotty hand-out to interpret the graph
- If you specify –v <file> above, then you generate verilog
- Verilog Simulation  
\$ cd <bench>/sim\_ver  
\$ verilog +gui \*.v

# C Program to compile

- Synthesizable function:
  - Must be a leaf function
    - No function calls – incl. printf/scanf/malloc sys calls
  - No Floating Point/Double types/operations
- C file:
  - Include a “main” function to call the synthesizable function
- Directory structure:
  - Create directories \$PWD/mycode/orig
  - Put C code in mycode/orig
  - See async\_tutorial/doc/\* for more information

# Conclusions - 1

## ASH strengths

Feature	Advantages
No interpretation	Energy efficiency, speed
Spatial layout	Short wires, no contention
Asynchronous	Low power, scalable, tolerant to variation
Distributed	No global signals
Automatic compilation	Design productivity

# Conclusions - 2

- Reconfigurable Computing is inevitable
- X-point (Molecular?) switches are ideal for reconfigurable device
- EN imposes new constraints
  - Non-ideal components
  - Regular, homogenous architectures
- EN offers tremendous advantages
  - Billions of devices per cm<sup>2</sup>
  - Ultra-low power

# Conclusions - 3

- New Abstractions are required
- Abstraction Requirements:
  - Tool-friendly not human-friendly
  - Support parallel research activities
  - Promote interdisciplinary research
- If you pick the right abstraction:  
Custom Hardware from C is possible!
  - Dusty deck C
  - Automatic translation
  - High performance
  - Low-power circuits

## Finally

- We welcome criticism and comments
- We also welcome collaboration
- So, please speak to one or more of us over the next few days
- [www.cs.cmu.edu/~phoenix](http://www.cs.cmu.edu/~phoenix)

## Understanding the Dotty Graph

## Verilog File Descriptions

In mycode/sim\_ver/


circ_io_wrapper.v	Top-level testbench
mem_wrapper.v	Memory Emulator
circ_df.v	Structural Verilog circuit
circ_mem.v	Memory Access Tree
pegasuslib_gen.v pegasusmem_gen.v	Pegasus Macro libraries
gates_bhv.v macros_bhv.v	Standard Cell library abstraction

## Dotty Key Bindings

'z'	Zoom out
'Z'	Zoom in
' '	Redraw graph
'L'	Reload graph
'f'	Find node
'u'	Undo

# Some Common Themes

- Solid arrows represent data wires
- Dashed arrows are token wires
- Dotted arrows are predicate wires
- Bounding box containing a set of nodes represents a hyperblock
- Colored Edges represent the critical path – red being the most critical (and thicker the redness, the more critical)



Constant Wire carrying value **k**

A function argument

A **merge** operation.  
If **Var** begins with a @, then it is a pointer.  
@*nonlocals* refers to the location set of aliases that may interfere in the absence of alias information.

A pipeline stage for a pipelined arithmetic operation.

A **gateway** operation. (Sometimes drawn as a triangle pointing down.)




A **token merge** operation. Collects all input tokens, before releasing output token.




A **hold** operation. It represents loop-invariant data that is held in this op until the loop completes. It corresponds to variable **Var** in the source program



Static Address of variable **Var** in the program. This refers to arrays that have been statically allocated in the source C program, and whose addresses are known at compile-time. **N** represents the offset of array **Var**




**Load**. Loads an **N**-byte value from memory



**Store**. Stores an **N**-byte value into memory



**Multiplexor**. The output of mux is the variable **Var** in the source C program.




**Cast** operation – The resultant width is **N**

An **ALU** operation. **op** can be one of the following:


+	Addition
-	Subtraction/Negation
*	Multiplication
muluh	High bits of multiplication
/	Division
%	Remainder
<<	Left Shift
>>	Logical/Arithmetic Right Shift
==	Is equal to?
!=	Is not equal to?
<	Less than?
<=	Less than equal to?
!	Logical Not
&&	Logical AND
	Logical OR
~	Bitwise complement
&	Bitwise AND
	Bitwise OR
^	Bitwise XOR

# Backup Slides



## Exceptions

- Strictly speaking, C has no exceptions
- In practice hard to accommodate exceptions in hardware implementations
- An advantage of software flexibility: PC is single point of execution control




Async'04

© 2002-4 Carnegie Mellon University

158

## Synchronous Synthesis




- Logic Minimization occurs on the logic between registers
- Combinational Logic must not contain cycles

Async'04

© 2002-4 Carnegie Mellon University

159

## Asynchronous Synthesis



Async'04

© 2002-4 Carnegie Mellon University

160

# Synthesis with Synopsys

- Fully adapted Synopsys DC for our circuits
- Synchronous synthesis
  - Logic Minimization
  - Circuit Inference (eg. FSM, registers)
  - Tech. Mapping

Async'04

© 2002-4 Carnegie Mellon University

161

# Synthesis with Synopsys


- Fully adapted Synopsys DC for our circuits
- Asynchronous synthesis
  - ✓ Logic Minimization -- Synopsys DC
  - ✗ Circuit Inference (eg. FSM, registers)
  - ✓ Tech. Mapping -- Synopsys DC + CAB

Async'04

© 2002-4 Carnegie Mellon University

162

## Design Flow




Async'04

© 2002-4 Carnegie Mellon University

163

## Design Flow




Async'04

© 2002-4 Carnegie Mellon University

164

# Design Flow




Async'04

© 2002-4 Carnegie Mellon University

165

# Design Flow




Async'04

© 2002-4 Carnegie Mellon University

166

# Design Flow




Async'04

© 2002-4 Carnegie Mellon University

167

# Design Flow: Behavioral Synthesis




Async'04

© 2002-4 Carnegie Mellon University

168

## Design Flow: Synthesis & Tech-Mapping




Async'04

© 2002-4 Carnegie Mellon University

169

## Design Flow: Layout




Async'04

© 2002-4 Carnegie Mellon University

171

## Design Flow: Pre-Layout Simulation




Async'04

© 2002-4 Carnegie Mellon University

170

## Design Flow: Post-Layout Simulation




Async'04

© 2002-4 Carnegie Mellon University

172

# Lenient Handshake




Async'04

© 2002-4 Carnegie Mellon University

173

# Lenient Handshake




Async'04

© 2002-4 Carnegie Mellon University

174

## Timing Dependencies: Matched Delay



Q) Does the delay match the logic delay?


A) Limited fanout – easier to estimate delay

Async'04

© 2002-4 Carnegie Mellon University

175

## Timing Dependencies: Bundled Data



Q) Is the bundling constraint satisfied?

A) Provide hints to guide the layout tool


Async'04

© 2002-4 Carnegie Mellon University

176

# Weaknesses of Design

(Long) Token path = Arbitration Network Round-trip  
→ inhibits parallelism




Async'04

© 2002-4 Carnegie Mellon University

177

# Alternatives: Multi-ported Memory

Motivation: Increase memory bandwidth




Async'04

© 2002-4 Carnegie Mellon University

178

# Alternatives: Shorten Token Path

Motivation: A given access only needs to synchronize with a subset of all accesses




Async'04

© 2002-4 Carnegie Mellon University

179

# Alternatives: New Protocol

Design Goal:  
Emit tokens ASAP




Async'04

© 2002-4 Carnegie Mellon University

180

## Assymmetric C-Element



Async'04


© 2002-4 Carnegie Mellon University

[Back](#)

181

## MUX: Forward Branches

```
if (x > 0)
    y = -x;
else
    y = b*x;
```




Async'04

$C \rightarrow CFG \rightarrow \Sigma$  acyclic  $\rightarrow$  dataflow  $\rightarrow$  circuits

182

## Control Flow $\Rightarrow$ Data Flow



$C \rightarrow CFG \rightarrow \Sigma$  acyclic  $\rightarrow$  dataflow  $\rightarrow$  circuits

Async'04

© 2002-4 Carnegie Mellon University

183

## Simulate the Verilog (on ECE)

- Transfer files to ECE  
`$ scp demo_squares/sim_ver <username>@delta.ece:squares`
- Connect to ECE  
`$ ssh -X delta.ece.cmu.edu -l <your username>`
- Simulate using Verilog-XL  
`$ bash`  
`$ cd squares`  
`$ source /afs/cs/project/phoenix/async_tutorial/vxl_setup.sh`  
`$ verilog +gui *.v`  
 – Type "\$finish;" from within the simulator to exit
- Note and save the simulation time  
`$ grep "donetoken = 1" verilog.log`  
`$ cp verilog.log squares1.log`
- Return to CS  
`$ exit // from bash shell`  
`$ exit // from ECE`

Async'04

© 2002-4 Carnegie Mellon University

184

# Simulate the Verilog (on ECE)

- Simulate using Verilog-XL

```
$ bash  
$ cd squares  
$ source /afs/cs/project/phoenix/async_tutorial/vxl_setup.sh  
$ verilog +gui *.v  
$ Type "$finish;" from within the simulator to exit
```

- Compare the simulation times

```
$ grep "donetoken = 1" verilog.log squares1.log
```

- Return to CS

```
$ exit      // from bash shell  
$ exit      // from ECE
```