Final Year PhD Student
Computer Science Department
School of Computer Science
Carnegie Mellon University
|
6211, Gates Hillman Center
5000 Forbes Avenue
Pittsburgh, PA 15213
Email:
vseshadr@cs.cmu.edu
|
|
I am currently a Researcher at Microsoft Research India. |
Education
I received my PhD in Computer Science from CMU in 2016. I received my B. Tech in Computer Science & Engineering from Indian Institute of Technology, Madras, where I worked under Prof. Kamakoti Veezhinathan. |
Research
I am broadly interested in the field of Computer Architecture. I was co-advised by Prof. Todd Mowry and Prof. Onur Mutlu. My current research focuses on designing efficient memory hierarchies. |
Publications &
Patents
Vivek Seshadri,
, and
,
The Blacklisting Memory Scheduler: Balancing Performance, Fairness, and Complexity,
IEEE Transactions on Parallel and Distributed Systems,
2016.
,
,
Vivek Seshadri,
,
, and
,
ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,
22nd International Symposium on High Performance Computer Architecture (HPCA),
2016.
,
,
,
Vivek Seshadri,
,
,
,
,
, and
,
Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses,
48th International Symposium on Microarchitecture (MICRO),
2015.
Vivek Seshadri,
,
, and
,
Application Slowdown Model: Quantifying and Mitigating the Impact of Inter-Application Interference at Shared Caches and Main Memory,
48th International Symposium on Microarchitecture (MICRO),
2015.
,
Vivek Seshadri,
,
,
,
,
,
, and
,
Page Overlays: An Enhanced Virtual Memory Framework to Enable Fine-grained Memory Management,
42nd International Symposium on Computer Architecture (ISCA),
2015.
Vivek Seshadri,
,
,
,
,
,
, and
,
Fast Bulk Bitwise AND and OR in DRAM,
IEEE Computer Architecture Letters (CAL),
2015.
Vivek Seshadri,
, and
,
Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common Case,
19th International Symposium on High Performance Computer Architecture (HPCA),
2013.
,
,
,
,
Vivek Seshadri,
,
,
,
,
, and
,
Mitigating Prefetcher-Caused Pollution using Informed Caching Policies for Prefetched Blocks,
ACM Transactions on Architecture and Code Optimization (TACO),
2014.
Vivek Seshadri,
, and
,
The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,
32nd IEEE International Conference on Computer Design (ICCD),
2014.
,
,
Vivek Seshadri,
,
,
,
, and
,
The Dirty-Block Index,
41st International Symposium on Computer Architecture (ISCA),
2014.
Vivek Seshadri,
,
,
,
,
,
,
,
,
, and
,
RowClone: Fast and Energy-efficient In-DRAM Bulk Data Copy and Initialization,
46th International Symposium on Microarchitecture (MICRO),
2013.
Vivek Seshadri,
,
,
,
,
, and
,
Linearly Compressed Pages: A Low Complexity, Low Latency Main-memory Compression Framework,
46th International Symposium on Microarchitecture (MICRO),
2013.
,
Vivek Seshadri,
,
, and
,
MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems,
19th International Symposium on High Performance Computer Architecture (HPCA),
2013.
,
Vivek Seshadri,
,
, and
,
Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture,
19th International Symposium on High Performance Computer Architecture (HPCA),
2013.
,
,
Vivek Seshadri,
,
, and
,
The Evicted-Address Filter: A Unified Mechanism to Address Both Cache Pollution and Thrashing,
21st International Conference on Parallel Architectures and Compilation Techniques (PACT),
2012.
Vivek Seshadri,
,
,
, and
,
Base-Delta Immediate Compression: Practical Data Compression for On-chip Caches,
21st International Conference on Parallel Architectures and Compilation Techniques (PACT),
2012.
,
Vivek Seshadri,
,
, and
,
A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM,
39th International Symposium on Computer Architecture (ISCA),
2012.
,
Vivek Seshadri,
, and
,
Invisible Watermarking for Digital Images,
Patent No. 20100177977,
2010.
|
Teaching
Teaching Assistant,
15-418,
Parallel Computer Architecture and
Programming,
Spring 2011
Teaching Assistant,
15-740/18-740,
Computer Architecture,
Fall 2010
|
Outside Acads
I make time to play Squash or Ultimate. Some links: CMU Squash Ladder, Flagstaff Ultimate, Random Distance Run. |