## **Virtual Memory: Details**

15-213/14-513/15-513: Introduction to Computer Systems 17<sup>th</sup> Lecture, July 11, 2023


Instructors:

**Brian Railing** 

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

## **Review: Virtual Addressing**

- **Each process has its own virtual address space**
- Page tables map virtual to physical addresses
- Physical memory can be shared among processes




Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **Review: Memory Accesses without VM**

	s physical to cache
(	sends to CPU


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **Review: Memory Accesses with VM**




Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **Review: Memory Accesses with VM**



Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **Review: Memory Accesses with VM**




Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


## Today

- Multi-level page tables
- Translation lookaside buffers
- Conceptual Quiz
- Concrete examples of virtual memory systems
  - "Simple memory system" from CSAPP 9.6.4
  - Intel Core i7
- Nifty things virtual memory makes possible
  - Paging/swapping (disk as extra RAM)
  - Memory-mapped files (RAM as cache for disk)
  - Copy-on-write sharing

## The problem (with one-level page tables)




## **A Two-Level Page Table Hierarchy**




Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


#### Translating with a two-level page table



## **Translating with a k-level Page Table**



## The problem (with k-level page tables)



## Speeding up Translation with a TLB


#### Page table entries (PTEs) are cached like any other memory word

- PTEs may be evicted by other data references
- PTE hit still costs cache delay

#### Solution: Translation Lookaside Buffer (TLB)


- Dedicated cache for page table entries
- TLB hit = page table not consulted
- Can be fairly small: one TLB entry covers 4k or more

#### **Translating with a TLB**




## Accessing the TLB

# MMU uses the VPN portion of the virtual address to access the TLB:




## **TLB Hit**



#### A TLB hit eliminates memory accesses to the page table

#### **TLB Miss**



#### **A TLB miss incurs additional memory accesses (PTE lookup)** Fortunately, TLB misses are rare. Why?

## Today

- Multi-level page tables
- Translation lookaside buffers
- Conceptual Quiz
- Concrete examples of virtual memory systems
  - "Simple memory system" from CSAPP 9.6.4
  - Intel Core i7
- Nifty things virtual memory makes possible
  - Paging/swapping (disk as extra RAM)
  - Memory-mapped files (RAM as cache for disk)
  - Copy-on-write sharing

For a simple system with a one-level page table, what substeps does the MMU take when it fetches a PTE from a page table?

The MMU has to split the virtual address into VPN and VPO. The VPN can then be used to index directly into the page table.

The MMU must know the *physical* address of the page table in order to read page table entries from memory. Why does it need a physical address?

If the MMU knew only a *virtual* address for the page table, then, in order to read from the page table, it would first need to look up the physical address of the page table, in the page table, ...

Why are one-level page tables impractical and how do multilevel page tables fix this problem?

A single-level page table covering the entire address space of a typical system would be much too large. For instance, with 4kB pages, a 48-bit address space, and a 8-byte PTE, a singlelevel page table would occupy 512 *gigabytes*, which is more RAM than most computers have.

Why is memory access slower with a multi-level page table than with a single-level page table?

A *k*-level page table requires *k* memory loads in order to determine the physical address. There is no spatial locality to these loads.

What is the Translation Lookaside Buffer (TLB), what problem does it solve, and when is it used?

The TLB is a small cache dedicated to storing mappings from virtual to physical addresses. It avoids the cost of lookups in a multi-level page table.

The MMU consults the TLB for each address as its first action; if there is a TLB hit, it does not need to fetch anything from the page table.

# How does virtual memory interact with the memory cache(s)?

The cache's function is to speed up access to whatever data is most frequently used. The MMU sits "in between" the CPU and the cache; the cache works only with physical addresses. This means data from multiple processes may coexist in the cache (or compete for cache space).

## Today

- Multi-level page tables
- Translation lookaside buffers
- Conceptual Quiz


#### Concrete examples of virtual memory systems

- "Simple memory system" from CSAPP 9.6.4
- Intel Core i7
- Nifty things virtual memory makes possible
  - Paging/swapping (disk as extra RAM)
  - Memory-mapped files (RAM as cache for disk)
  - Copy-on-write sharing

### **Simple Memory System Example**


#### Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



#### **Simple Memory System TLB**

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D


**Translation Lookaside Buffer (TLB)** 

Set	Тад	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

#### Simple Memory System Page Table

Only showing the first 16 entries (out of 256)


	Valid	PPN	VPN	Valid	PPN	VPN
	1	13	08	1	28	00
	1	17	09	0	_	01
	1	09	<b>0</b> A	1	33	02
	0	-	0B	1	02	03
	0	-	<b>0C</b>	0	-	04
$0x0D \rightarrow 0x2D$	1	2D	<b>0</b> D	1	16	05
	1	11	OE	0	_	06
	1	0D	OF	0	_	07



#### **Simple Memory System Cache**


- 16 lines, 4-byte cache line size
- Physically addressed
- Direct mapped

V[0b00001101101001] = V[0x369] P{0b101/101101001] = P[0xB69] = 0x15




Idx	Tag	Valid	BO	B1	B2	<b>B3</b>	ldx	Tag	Valid	<b>B0</b>	B1	B2	<b>B3</b>
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	I	-	-	9	2D	0	I	-	-	-
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	-	-	-	-	В	0B	0	-	-	-	-
4	32	1	43	6D	8F	09	С	12	0	-	-	-	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	-	-	-	-	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	-	-	-	-


#### **Address Translation Example**



#### **Intel Core i7 Memory System**



#### **End-to-end Core i7 Address Translation**



P=0

#### **Core i7 Level 1-3 Page Table Entries**

63	62 52	51 12	11 9	8	7	6	5	4	3	2	1	0
XD	Unused	Page table physical base address	Unused	G	PS		Α	CD	wт	U/S	R/W	P=1

Available for OS	(page table location	on disk)
------------------	----------------------	----------

#### Each entry references a 4K child page table. Significant fields:

- P: Child page table present in physical memory (1) or not (0).
- R/W: Read-only or read-write access access permission for all reachable pages.
- U/S: user or supervisor (kernel) mode access permission for all reachable pages.
- WT: Write-through or write-back cache policy for the child page table.
- A: Reference bit (set by MMU on reads and writes, cleared by software).
- PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).
- Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)
- XD: Disable or enable instruction fetches from all pages reachable from this PTE.

#### **Core i7 Level 4 Page Table Entries**


63	62 52	51 12	11 9	8	7	6	5	4	3	2	1	0
XD	Unused	Page physical base address	Unused	G		D	Α	CD	wт	U/S	R/W	P=1

Available for OS (page location on disk)	P=0	


#### Each entry references a 4K child page. Significant fields:

- P: Child page is present in memory (1) or not (0)
- R/W: Read-only or read-write access permission for child page
- U/S: User or supervisor mode access
- WT: Write-through or write-back cache policy for this page
- A: Reference bit (set by MMU on reads and writes, cleared by software)
- D: Dirty bit (set by MMU on writes, cleared by software)
- G: Global page (don't evict from TLB on task switch)
- Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)
- XD: Disable or enable instruction fetches from this page.

#### **Core i7 Page Table Translation**



### **Cute Trick for Speeding Up L1 Access**



#### Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available quickly
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible

## Today

- Multi-level page tables
- Translation lookaside buffers
- Conceptual Quiz
- Concrete examples of virtual memory systems
  - "Simple memory system" from CSAPP 9.6.4
  - Intel Core i7

#### Nifty things virtual memory makes possible

- Paging/swapping (disk as extra RAM)
- Memory-mapped files (RAM as cache for disk)
- Copy-on-write sharing

## Paging (aka Swapping)

- Use (part of) disk as additional working memory
- Adds another layer to the memory hierarchy, but...
  - "Main memory" is 10–1000x slower than the caches
  - Disk is **10,000x** slower than main memory
  - Enormous miss penalty drives design

#### Consequences

- Large page (block) size: 4KB and bigger
- Always write-back and fully associative
- Managed entirely in software
  - Plenty of time to execute complex replacement algorithms

### Locality to the Rescue Again!


- Paging is terribly inefficient
- Only works because of locality
- At any point in time, programs tend to access a set of active virtual pages called the *working set* 
  - Programs with good temporal locality will have small working sets
- If working set size < main memory size</p>
  - Good performance after compulsory misses
- If working set size > main memory size
  - Thrashing: Performance meltdown, computer spends most of its time copying pages in and out of RAM
  - In the worst case, no forward progress at all (livelock)

#### **Memory-Mapped Files**


- Paging = every page of a program's physical RAM is backed by some page of disk\*
- Normally, those pages belong to swap space
- But what if some pages were backed by ... files?

\* This is how it used to work 20 years ago. Nowadays, not always true.

#### **Memory-Mapped Files**




#### **Memory-Mapped Files**



## **Copy-on-write sharing**


- fork creates a new process by copying the entire address space of the parent process
  - That sounds slow
  - It is slow



#### Clever trick:

- Just duplicate the page tables
- Mark everything read only
- Copy only on write faults


#### **Copy-on-write sharing**



#### Clever trick:

- Just duplicate the page tables
- Mark everything read only
- Copy only on write faults

#### **Copy-on-write sharing**



#### Clever trick:

- Just duplicate the page tables
- Mark everything read only
- Copy only on write faults

#### Summary

- Multi-level page tables reduce total memory consumption of page tables
- Translation lookaside buffers reduce time cost of translation
- Real systems have 3 to 5 levels of page table
- Virtual memory makes nifty things possible
  - Memory protection and process isolation
  - Paging/swapping (disk as extra RAM)
  - Memory-mapped files (RAM as cache for disk)
  - Copy-on-write sharing