# CS740: Computer Architecture Instruction Set Architecture 19 January 2017

- Topics
  - ISA design tradeoffs
  - · x86
  - · RISC & CISC

## Logistics (cont.)

- Office hours
  - Nathan's (Instructor)
     Thursday, 4:30-5:30pm
     GHC 9021
  - Elliot's (TA)
     Wednesday: 2:00-3:00pm
     GHC 5<sup>th</sup> Floor Citadel Teaching Commons
- Piazza: cmu/spring2017/15740 or webpage
- Webpage: from autolab or my website

- 2 - CS 740 S'17

## Assignment 1 Released

• Due: 31 January 2017 (12 days)

• 9 problems

Time not equally divided among problems!

- Problem 9 uses PIN, which you need to learn! (~45% of assignment)
  - Read the online PIN tutorial
  - · Do not put this off, it will take time

- 3 - CS 740 S'17

# First Reading Review Due

At start of class (~5 minutes ago)

· Some leeway in turning in, at least for now

Questions/comments/concerns?

- 4 - CS 740 S'17

#### Instruction Set Architecture

• The ISA defines the functional contract between the software and the hardware

Application				
Algorithm				
Programming Language				
Operating System/Virtual Machine				
Instruction Set Architecture (ISA)				
Microarchitecture				
Gates/Register-Transfer Level (RTL)				
Circuits				
Devices				
Physics				

## Abstraction & Your Program

#### High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability

#### Assembly language

 Textual representation of instructions (ISA)

#### Hardware representation

 Binary representation of instructions (ISA)

```
High-level
language
program
(in C)
```

Assembly language program (for MIPS)

```
swap(int v[], int k)
{int temp;
   temp = v[k];
   v[k] = v[k+1];
   v\lceil k+1 \rceil = temp:
   Compiler
swap:
      muli $2, $5,4
            $2. $4.$2
            $15. 0($2)
            $16, 4($2)
            $16.0($2)
      SW
            $15, 4($2)
            $31
  Assembler
```

Binary machine language program (for MIPS) 

#### Instruction Set Architecture

- The ISA defines the *functional* contract between the software and the hardware
- The ISA is an abstraction that hides details of the implementation from the software
- It is a functional abstraction of the processor
  - What operations can be performed
  - · How to name storage locations
  - The format (bit pattern) of the instructions
- It does NOT define
  - Timing of the operations
  - Power used by operations
  - · How operations/storage are implemented

7 -

#### ISA Goals

- Ease of Programming / Code generation
- Ease of Implementation
- Good Performance
- Compatibility
- Completeness (eg, Turing)
- Compactness reduce program size
- Scalability / extensibility
- Etc

- 8 - CS 740 S'17

## Ease of Programming

- The ISA should make it easy to express programs and make it easy to create efficient programs.
- Who is creating the programs?
  - · Early Days: Humans. Why?

- 9 - CS 740 S'17

## Ease of Programming

- The ISA should make it easy to express programs and make it easy to create efficient programs.
- Who is creating the programs?
  - · Early Days: Humans.
    - -No real compilers
    - -Resources very limited
    - -What does that mean for the ISA designer? Probably want high-level operations

- 10 - CS 740 S'17


## Ease of Programming

- The ISA should make it easy to express programs and make it easy to create efficient programs.
- Who is creating the programs?
  - · Early Days: Humans.
  - Modern days (~1980 and beyond): Compilers
    - -Today's optimizing compiler do a much better job than most humans could possibly do
    - -Leads to change in type of instructions towards more fine-grained low-level instructions

- 11 - CS 740 S'17

## Ease of Implementation

- ISA shouldn't get in the way of optimizing implementation
- Examples:
  - Variable length instructions
  - Varying instruction formats
  - Implied registers
  - Complex addressing modes
  - Precise interrupts
  - Appearance of atomic execution



- 12 - CS 740 S'17

## ISA & Performance

• First, lets define performance

- 13 - CS 740 S'17

## Performance


- Response time:
  - AKA latency

· How long does a task take?

Throughput

· AKA bandwi

How much w



- 14 - CS 740 S'17

## Performance

- Response time:
  - AKA latency
  - How long does a task take?
- Throughput:
  - · AKA bandwidth
  - · How much work can you do per unit time?
- · Lets examine response time
  - Elapsed time
     Total time from start to finish including everything
  - CPU time
     Only time spent on CPU

- 15 - CS 740 S'17

#### CPU Time

CPU Time = CPU clock cycles  $\times$  clock cycle time

- CPU Clock Cycles
  - Number of clock cycles to execute program
  - Two components:
    - -# of instructions &
    - -cycles per instruction
- Clock Cycle Time
  - 1/Clock Frequency

CPU Time = 
$$\frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

- 16 - CS 740 S'17

## "The Iron Law of Performance"

CPU Time = 
$$\frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

- Instr/program = instruction count (IC)
  - · Determined by program, compiler, & ISA
  - · This is the dynamic count of instructions executed
- Cycles/instr = cycles per instruction (CPI)
  - · Determined by program, compiler, ISA, & μarch
- Seconds/cycle = clock period = 1/freq
  - Determined by µarch & technology

- 17 - CS 740 S'17

#### CPI

CPI = 
$$\frac{clock\ cycles}{instruction\ count} = \sum_{cls=1}^{n} CPI_{cls} \times \frac{IC_{cls}}{IC}$$

- Different instruction classes take different numbers of cycles
- (In fact, even the same instruction can take a different number of cycles, E.g.?)
- · When we say CPI, we really mean:

Weighted CPI

- 18 - CS 740 S'17

#### CPU Time

CPU Time = 
$$\frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

- Improve performance by
  - Reducing instruction count
  - Reducing cycles taken by each instruction
  - · Reducing clock period
- There is a tension between these

- 19 - CS 740 S'17

## CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

- 20 - CS 740 S'17

#### ISA & Performance

CPU Time = 
$$\frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

- Complex instruction set computer (CISC) ISA:
  - Complex instructions (i.e., lots of work/instr)
     → fewer instructions/program
  - But → more CPI & longer clock period
     (not really, modern μarch gets around this)
- Reduced instruction set computer (RISC) ISA:
  - Simple instructions, I.e., less work/instr
     → more instructions/program
  - But, → fewer CPI & shorter clock period
  - · Heavy reliance on compiler to "do the right thing"

- 21 - CS 740 S'17

# Other measures of "performance"

- Performance is not just CPU time
- · Or, even elapsed time
- E.g., ?

- 22 - CS 740 S'17


# Other measures of "performance"

- Performance is not just CPU time
- · Or, even elapsed time
- Power


- Area (in mm<sup>2</sup> of Si, a.k.a. # transistors)
- Complexity
- Compatibility

- 23 - CS 740 S'17

#### CMOS & POWER



#### In CMOS IC technology



- 24 - CS 740 S'17

## Compatibility

 "Between 1970 and 1985 many thought the primary job of the computer architect was the design of instruction sets. ... The educated architect was expected to have strong opinions about the strengths and especially the weaknesses of the popular computers. The importance of binary compatibility in quashing innovation in instruction set design was unappreciated by many researchers and textbook writers, giving the impression that many architects would get a chance to design an instruction set." - H&P, Appendix A

- 25 - CS 740 S'17

## Compatibility

- ISA separates interface from implementation
- · Thus, many different implementations possible
  - IBM/360 first to do this and introduce 7 different machines all with same ISA
  - Intel from  $8086 \rightarrow \text{core } i7 \rightarrow \text{Xeon Phi} \rightarrow ?$
  - · ARM ISA
- Protects software investment

- Important to decide what should be exposed and what should be kept hidden.
  - · E.g., MIPS "branch delay slots"

- 26 - CS 740 S'17

#### What Goes Into an ISA?

- Operands
  - · How many?
  - What kind?
  - Addressing mechanisms
- Operations
  - · What kind?
  - · How many?
- Format/Encoding
  - Length(s) of bit pattern
  - · Which bits mean what

- 27 - CS 740 S'17

## Operands $\leftrightarrow$ Machine Model

- Three basic types of machine
  - Stack
  - Accumulator
  - Register
- Two types of register machines
  - · Register-memory
    - -Most operands in most instructions can be either a register or a memory address
  - · Load-store
    - -Instructions are either load/store or registerbased

- 28 - CS 740 S'17

## Operands Per Instruction

#### Depends on underlying model of machine:

#### Stack

0 address

add

push(pop() + pop())

#### Accumulator

1 address

add A

 $Acc \leftarrow Acc + mem[A]$ 

#### Register-Memory

2 address

add R1, A

 $R1 \leftarrow R1 + mem[A]$ 

3 address

add R1, R2, A

 $R1 \leftarrow R2 + mem[A]$ 

#### · Load-Store

3 address

add R1, R2, R3

 $R1 \leftarrow R2 + R3$ 


load R1, R2

 $R1 \leftarrow mem[R2]$ 

store R1, R2

 $mem[R1] \leftarrow R2$ 

Code for: A=X\*Y - B\*C




```
Stack
push 8(SP)
push 16(SP)
mult
push 4(sp)
push 12(sp)
mult
sub
st 20(sp)
pop
    - 30 -
```

• Code for: A=X\*Y - B\*C

Stack		Accumulator		
push	8 (SP)	ld	8 (SP)	
push	16(SP)	mult	12 (SP)	
mult		st	20 (SP)	
push	4 (sp)	ld	4 (SP)	
push	12(sp)			
mult		mult	0 (SP)	
sub		sub	20 (sp)	
st	20 (sp)	st	16(sp)	
<b>pop</b> - 31 -				

CS 740 S'17

• Code for: A=X\*Y - B\*C



Stack	Accumulator	reg-mem
push 8 (SP)	ld 8(SP)	
push 16(SP)	mult 12(SP)	
mult	st 20(SP)	mult R1,8(SP),12(SP)
push 4(sp)	ld 4(SP)	
push 12(sp)		
mult	mult 0(SP)	mult R2,0(SP),4(SP)
sub	sub 20(sp)	
st 20(sp)	st 16(sp)	sub 16(sp),R2,R1
<b>pop</b> - 32 -		CS 740 S'17

• Code for: A=X\*Y - B\*C

Accumulator		reg-mem		ld/st	
ld	8 (SP)			ld	r1,8(SP)
mult	12 (SP)			ld	r2,12(SP)
st	20 (SP)	mult	R1,8(SP),12(SP)	ld	r3,4(SP)
ld	4 (SP)			ld	r4,0(SP)
				mult	r5,r1,r2
mult	0 (SP)	mult	R2,0(SP),4(SP)	mult	r6,r3,r4
sub	20 (sp)			sub	r7,r6,r5
st	16(sp)	sub	16(sp),R2,R1	st	16(SP),r7
	- 33 -			CS 74	lo s'17

#### Model Trade-offs

- Stack and Accumulator:
  - Each instruction encoding is short
  - IC is high
  - Very simple exposed architecture
- Register-Memory:
  - · Instruction encoding is much longer
  - More work per instruction
  - · IC is low
  - Architectural state more complex
- · Load/Store:
  - · medium encoding length (EA longer than reg spec)
  - · less work per instruction
  - IC is high
  - · Architectural state more complex

## Common Operand Types

Register

add r1,r2,r3 add r1,r2

Immediate

add r1,#7

- Memory
  - direct
  - register indirect
  - displacement
  - indexed
  - indexed+displacement
  - scaled+displacement
  - memory indirect
  - · autoincrement
  - · autodecrement


- add r1,[0x1000]
- add r1,(r2)
- add r1,100(r2)
- add r1,(r2+r3)
- add r1,100(r2+r3)
- add r1,100(r2+r3\*s)
- add r1,([0x1000])
- add r1,(r2)+
- add r1,(r2)-

## Memory Operands

- Memory addressing modes, i.e.,
   How to specify an effective address
- How many?
- How complex?
- How much memory can be addressed?
- Trade-offs?
  - How useful is the addressing mode?
  - What is the impact on CPI? IC? Freq?
  - · How many bits needed to encode in instruction?

- 36 - CS 740 S'17

# Frequency of Addressing Modes



- 37 - CS 740 S'17

### How many registers?

- More registers means:
  - · longer instruction encoding
  - · Each register access is slower and/or
  - More power per access
  - More state is exposed (more saves/restores per func call, context switch, ...)
- Fewer registers means:
  - Harder for the compiler
  - Think of registers as cache level-0
  - · small instructions
  - more instructions
- Trend towards more registers. Why?

- 38 - CS 740 S'17

## Operations

- Arithmetic
- Logical
- Data transfer
- · Control flow
- OS support
- Parallelism support

- 39 - CS 740 S'17

### Control Flow

- Types:
  - Jump
  - · Conditional Branch
  - Indirect Jump
    - -call
    - -return
  - · Trap
- Destination Specified
  - Register
  - Displacement
- Condition Codes
  - set as side-effect?
  - · set explicitly?

## Instruction Encoding

- Length
  - · How long?
  - · Fixed or Variable?
- Format
  - consistent? Specialized?
- Trade-offs:

- 41 - CS 740 S'17

### Instruction Encoding

- Length
  - How long?
  - · Fixed or Variable?
- Format
  - consistent? Specialized?
- Trade-offs:
  - · fixed length
    - -simple fetch/decode/next
    - -not efficient use of instruction memory
  - · Variable length
    - -complex fetch/decode/next
    - -improved code density

### X86 OVERVIEW

- 43 - CS 740 S'17

### Intel x86 Processors

- Totally dominate laptop/desktop/server market
- Evolutionary design
  - · Backwards compatible up until 8086, introduced in 1978
  - Added more features as time goes on
- Complex instruction set computer (CISC)
  - · Many different instructions with many different formats
    - -But, only small subset encountered with Linux programs
  - Hard to match performance of Reduced Instruction Set Computers (RISC)
  - But, Intel has done just that!
    - -In terms of speed. Less so for low power.

- 44 - CS 740 S

### Intel x86 Evolution: Milestones

Name Date Transistors MHz8086 1978 29K 5-10

• First 16-bit Intel processor. Basis for IBM PC & DOS

1MB address space

• 386 1985 275K 16-33

• First 32 bit Intel processor, referred to as IA32

· Added "flat addressing", capable of running Unix

• Pentium 4F 2004 125M 2800-3800

• First 64-bit Intel processor, referred to as ×86-64

• Core 2 2006 291M 1060-3500

First multi-core Intel processor


• Kaby Lake 2016 ~1.7B 2700-3500

Latest "Core i7" branded processor

### Intel x86 Processors, cont.

### Machine Evolution

•	386	1985	0.3M
•	Pentium	1993	3.1M
•	Pentium/MMX	1997	4.5M
•	PentiumPro	1995	6.5M
•	Pentium III	1999	8.2M
•	Pentium 4	2001	42M
•	Core 2 Duo	2006	291M
•	Core i7	2008	731M



### Added Features

• Core i7 2016

Instructions to support multimedia operations (SIMD)

1700M

- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

- 46 - CS 740 S'17

### x86 Clones: (AMD)

- Historically
  - · AMD has followed just behind Intel
  - · A little bit slower, a lot cheaper
- The Best of Times...
  - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
  - · Built Opteron: tough competitor to Pentium 4
  - · Developed x86-64, their own extension to 64 bits

- 47 - CS 740 S'17

### X86 clones (AMD)

- The worst of times...
- "Bulldozer": re-designed from scratch (2011)
  - -Focus on threading
  - -Poor single-thread performance (low IPC)
  - -Built for parallel software that didn't arrive!
- Intel dominates performance recently
- •"Zen": re-re-design (2017)
  - -Focused on single-thread IPC

 Many proclaimed the death of core microarchitecture, but parallelism is hard.


- 48 - CS 740 S'17

### Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Relied on compiler, disappointing performance
- AMD Stepped in with Evolutionary Solution
  - ×86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
  - · Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
  - · But, lots of code still runs in 32-bit mode

- 49 -

### Assembly Programmer's View



### Programmer-Visible State


- · PC: Program counter
  - Address of next instruction
  - Called "EIP" (IA32) or "RIP" (x86-64)
- · Register file
  - Heavily used program data
- · Condition codes
  - Store status information about most recent arithmetic operation
  - Used for conditional branching

#### · Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

## Turning C into Object Code

- · Code in files p1.c p2.c
- Compile with command: gcc -01 p1.c p2.c -o p
  - Use basic optimizations (-01)
  - Put resulting binary in file p



- 51 - CS 740 S'17

### Compiling Into Assembly

### C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

#### **Generated IA32 Assembly**

```
pushl %ebp

movl %esp,%ebp

movl 12(%ebp),%eax

addl 8(%ebp),%eax

popl %ebp

ret
```

#### Obtain with command

/usr/local/bin/gcc -O1 -S code.c

Produces file code.s

## Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
  - Data values
  - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory

- 53 - CS 740 S'17

### Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
  - · Load data from memory into register
  - Store register data into memory
- Transfer control
  - Unconditional jumps to/from procedures
  - · Conditional branches

- 54 - CS 740 S'17

# Object Code

### Code for sum

code for		Assembler		
0x401040	<sum>:</sum>	Translates .s into .o		
0 <b>x</b> 55	•	Binary encoding of each instruction		
0 <b>x</b> 89		Nearly-complete image of executable code		
0xe5		Missing linkages between code in different		
0x8b		files		
0 <b>x4</b> 5	• L	.inker		
0x0c		Resolves references between files		
0x03		Combines with static run-time libraries		
0x45		-E.g., code for malloc, printf		
0x08	Total of 11 bytes	<b>5</b>		
	• Each instruction	Total of 11 bytes Some libraries are dynamically linked		
0xc3	1, 2, or 3 bytes	-Linking occurs when program begins execution		
•	• Starts at address 0x401040			

## Machine Instruction Example

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

#### Similar to expression:

```
More precisely:
int eax;
int *ebp;
eax += ebp[2]
```

x += y

0x80483ca: 03 45 08

- C Code
  - Add two signed integers
- Assembly
  - Add two 4-byte integers
    - "Long" words in GCC parlance
    - Same instruction whether signed or unsigned
  - Operands:

```
x: Register %eax
```

y: Memory M[%ebp+8]

t: Register %eax

» Return function value in %eax

- Object Code
  - 3-byte instruction
  - Stored at address 0x80483ca

## Disassembling Object Code

#### Disassembled

```
080483c4 <sum>:
80483c4: 55
                   push
                          %ebp
80483c5: 89 e5
                          %esp,%ebp
                   mov
80483c7: 8b 45 0c mov
                          0xc(%ebp),%eax
80483ca: 03 45 08 add
                          0x8 (%ebp), %eax
80483cd: 5d
                          %ebp
                   pop
80483ce: c3
                   ret
```

#### Disassembler

```
objdump -d p
```

- · Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- · Can be run on either a . out (complete executable) or . o file

- 57 - CS 740 S'17

### Alternate Disassembly

### **Object**

### $0 \times 401040$ : 0x550x890xe50x8b0x450x0c0x030x450x080x5d0xc3

#### Disassembled

```
Dump of assembler code for function sum:
0x080483c4 < sum + 0>:
                          push
                                  %ebp
0x080483c5 < sum + 1>:
                                  %esp,%ebp
                          mov
0 \times 080483c7 < sum + 3 > :
                                  0xc(%ebp),%eax
                          mov
0x080483ca < sum + 6>:
                       add
                                  0x8(%ebp),%eax
0x080483cd < sum + 9 > :
                                  %ebp
                          pop
0x080483ce < sum + 10>:
                          ret
```

- Within gdb Debugger
   gdb p
  - disassemble sum
  - Disassemble procedurex/11xb sum
  - Examine the 11 bytes starting at sum

- 58 - CS 740 S'17

### What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                               %ebp
                        push
30001001: 8b ec
                               %esp,%ebp
                        mov
30001003: 6a ff
                    push
                               $0xffffffff
30001005: 68 90 10 00 30 push
                               $0x30001090
3000100a: 68 91 dc 4c 30 push
                               $0x304cdc91
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source.

# Integer Registers (IA32)

Origin (mostly obsolete)

%eax %ax %ah %al accumulate %ecx counter 응CX %ch %c1 %edx %dh %d1 data %dx %ebx %bh %b1 base %bx source %esi %si index destination %edi %di index stack %sp %esp pointer base %ebp %bp pointer

16-bit virtual registers

(backwards compatibility) \$\inf 740 S'17

general purpose

### Moving Data: IA32

- Moving Data
   mov1 Source, Dest:
- Operand Types
  - Immediate: Constant integer data
    - -Example: \$0x400, \$-533
    - -Like C constant, but prefixed with \\$'
    - Encoded with 1, 2, or 4 bytes
  - · Register: One of 8 integer registers
    - -Example: %eax, %edx
    - But %esp and %ebp reserved for special use
    - Others have special uses for particular instructions
  - Memory: 4 consecutive bytes of memory at address given by register
    - Simplest example: (%eax)
    - Various other "address modes"

%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp

### Moving Data: IA32

- Moving Data
  - mov1 Source, Dest:
- Operand Types
  - ·/Immediate: Constant integer data
    - -Example: \$0x400, \$-533
    - -Like C constant, but prefixed with '\$'
    - Encoded with 1, 2, or 4 bytes
  - · Register: One of 8 integer registers
    - -Example: %eax, %edx
    - But %esp and %ebp reserved for special use
    - Others have special uses for particular instructions
  - Memory: 4 consecutive bytes of memory at address given by register
    - Simplest example: (%eax)
    - Various other "address modes"

%eax %ecx %edx %ebx %esi %edi %esp %ebp

# mov1 Operand Combinations

```
Source Dest
         Src,Dest
              C Analog
```

Cannot do memory-memory transfer with a single instruction cs 740 5'17

### Simple Memory Addressing Modes

- Indirect (R) Mem[Reg[R]]
  - Register R specifies memory address
  - · Aha! Pointer dereferencing in C

movl (%ecx), %eax

Displacement

- D(R) Mem[Reg[R]+D]
- · Register R specifies start of memory region
- · Constant displacement D specifies offset
  - D is an arbitrary integer constrained to fit in 1-4 bytes

mov1 8 (%ebp), %edx

- 64 - CS 740 S'17

### Complete Memory Addressing Modes

Most General Form

```
D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]
```

- · D: Constant "displacement" 1, 2, or 4 bytes
- · Rb: Base register: Any of 8 integer registers
- · Ri: Index register: Any, except for %esp
  - Unlikely you'd use %ebp, either
- 5: Scale: 1, 2, 4, or 8 (why these numbers?)
- Special Cases

```
(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]
D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]
(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]
```

# Data Representations: IA32 + x86-64

• Sizes of C Objects (in Bytes)

C Data Type	Generic 32-bit	Intel IA32	x86-64	
-unsigned	4	4	4	
-int	4	4	4	
-long int	4	4	8	
-char	1	1	1	
-short	2	2	2	
-float	4	4	4	
-double	8	8	8	
-long double	8	10/12	10/16	
-char *	4	4	8	
» Or any other pointer				

- 66 - CS 740 S'17

# Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

#### swap:

```
pushl %ebp
                        Setup
movl %esp,%ebp
pushl %ebx
movl 8(%ebp), %edx
movl 12(%ebp), %ecx
movl (%edx), %ebx
                        Body
movl (%ecx), %eax
movl %eax, (%edx)
movl
      %ebx, (%ecx)
popl
      %ebx
                        Finish
     %ebp
popl
ret
```

# Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
```

Machine specifies calling convention (a.k.a. application binary interface or ABI):

- Args passed on stack
- Result in EAX
- Everything except EAX, ECX, and EDX are caller-saved

#### swap:

```
pushl %ebp
                        Setup
movl %esp,%ebp
pushl %ebx
mov1 8(%ebp), %edx
movl 12(%ebp), %ecx
movl (%edx), %ebx
                        Body
movl (%ecx), %eax
movl %eax, (%edx)
movl %ebx, (%ecx)
popl %ebx
```

CS 740 S'17


popl %ebp

ret

**Finish** 

### Understanding Swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```



Register	Value
%edx	хр
%ecx	ур
%ebx	t0
%eax	t1

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



%eax

%edx

%ebx

%esi

%edi

%esp

%ecx

%ebp 0x104

		456
	Offset	
ур	12	0x120
хp	8	0x124
	4	Rtn ad

123

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

%ebp

**Address** 

0x124

0x120

0x11c

0x118

 $0 \times 114$ 

 $0 \times 110$ 

0x10c

0x108

0x104

 $0 \times 100$ 



%eax

%edx 0x124

%ecx

%ebx

%esi

%edi

%esp

%ebp 0x104

```
456
                           0x120
                           0x11c
                           0x118
      Offset
                           0x114
          12
               0x120
yp
                           0 \times 110
           8
               0x124
хр
                           0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0x104
          -4
                           0 \times 100
```

123

**Address** 

0x124

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



%eax

%edx 0x124

%ecx 0x120

%ebx

%esi

%edi

%esp

%ebp 0x104

```
123
                           0x124
               456
                           0x120
                           0x11c
                           0x118
      Offset
                          0x114
          12
               0 \times 120
yp
                          0x110
           8
               0x124
хр
                          0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0x104
          -4
                           0 \times 100
```

**Address** 

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



 %eax

 %edx
 0x124

 %ecx
 0x120

 %ebx
 123

 %esi
 %edi

0x104

%esp

%ebp

```
123
                           0x124
               456
                           0x120
                           0x11c
                           0x118
      Offset
                          0x114
          12
               0 \times 120
yp
                          0x110
           8
               0x124
хр
                          0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0x104
          -4
                           0 \times 100
```

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%esi %edi	

```
123
                           0x124
               456
                           0x120
                           0x11c
                           0x118
      Offset
                          0x114
          12
               0 \times 120
yp
                          0x110
           8
               0x124
хр
                          0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0 \times 104
          -4
                           0x100
```

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

5wa	p	456	0x124
		456	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	<b></b> 0		0x104
	-4		0x100

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0×104

5wap	)	456	0x124
•		123	0x120
			0x11c
			0x118
(	Offset		0x114
ХЪ	12	0x120	0x110
хр	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp -	<b>0</b>		0x104
	-4		0x100

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

## x86-64 Integer Registers

%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	8 <b>r14</b>	%r14d
%rbp	%ebp	%r15	%r15d

- · Extend existing registers. Add 8 new ones.
- · Make %ebp/%rbp general purpose

#### **Instructions**

- Long word 1 (4 Bytes) 
   ← Quad word q (8 Bytes)
- New instructions:
  - •movl → movq
  - •addl → addq
  - •sall → salq
  - · etc.
- 32-bit instructions that generate 32-bit results
  - Set higher order bits of destination register to 0
  - · Example: add1

- 78 - CS 740 S'17

### 32-bit code for swap

ret

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
  pushl %ebp
                         Setup
  movl %esp,%ebp
  pushl %ebx
  movl 8(%ebp), %edx
        12(%ebp), %ecx
  movl
  movl (%edx), %ebx
                          Body
  movl (%ecx), %eax
  movl
        %eax, (%edx)
        %ebx, (%ecx)
  movl
  popl
        %ebx
                          Finish
        %ebp
  popl
```

### 64-bit code for swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:

movl (%rdi), %edx
movl (%rsi), %eax
movl %eax, (%rdi)
movl %edx, (%rsi)

Finish
ret
```

- Operands passed in registers (why useful?)
  - · First (xp) in %rdi, second (yp) in %rsi
  - 64-bit pointers
- No stack operations required
- 32-bit data
  - Data held in registers %eax and %edx
  - mov1 operation

## 64-bit code for long int swap

```
void swap(long *xp, long *yp)
{
  long t0 = *xp;
  long t1 = *yp;
    *xp = t1;
    *yp = t0;
}

movq (%rdi), %rdx
    movq (%rsi), %rax
    movq %rax, (%rdi)
    movq %rdx, (%rsi)
Body
```

ret

- 64-bit data
  - Data held in registers %rax and %rdx
  - movq operation
    - -"q" stands for quad-word

- 81 - CS 740 S'17

### RISC & CISC

- 82 - CS 740 S'17

#### CISC v. RISC

- RISC: Reduced Instruction Set Computer
  - Introduced Early 80's
  - · RISC-I (Berkeley), MIPS (Stanford), IBM 801
  - · Today: ARM
- CISC: Complex Instruction Set Computer
  - What everything was before RISC
  - VAX, x86, 68000
  - · Today: x86
- Outcome:
  - RISC in academy (and in technology)
  - · CISC in commercial space, but ...
  - · RISC in embedded (and under the covers)

83 - CS 740 S'17

## Basic Comparison

#### · CISC

- variable length instructions: 1-321 bytes
- · GP registers+special purpose registers+PC+SP+conditions
- Data: bytes to strings
- memory-memory instructions
- special instructions: e.g., crc, polyf, ...

#### • RISC

- fixed length instructions: 4 bytes
- GP registers + PC
- · load/store with few addressing modes

- 84 - CS 740 S'17

#### ADD-Add

Opcode	Instruction	Op/ En	64-bit Mode	Compat/ Leg Mode	Description
04 <i>ib</i>	ADD AL, imm8	1	Valid	Valid	Add imm8 to AL.
05 iw	ADD AX, imm16	1	Valid	Valid	Add imm16 to AX.
05 id	ADD EAX, imm32	1	Valid	Valid	Add imm32 to EAX.
REX.W + 05 id	ADD RAX, imm32	1	Valid	N.E.	Add imm32 sign-extended to 64-bits to RAX.
80 /0 ib	ADD r/m8, imm8	MI	Valid	Valid	Add imm8 to r/m8.
REX + 80 /0 ib	ADD r/m8 <sup>*</sup> , imm8	MI	Valid	N.E.	Add sign-extended imm8 to r/m64.
81 /0 iw	ADD r/m16, imm16	MI	Valid	Valid	Add imm16 to r/m16.
81 /0 id	ADD r/m32, imm32	MI	Valid	Valid	Add imm32 to r/m32.
REX.W + 81 /0 id	ADD r/m64, imm32	MI	Valid	N.E.	Add imm32 sign-extended to 64-bits to r/m64.
83 /0 ib	ADD r/m16, imm8	MI	Valid	Valid	Add sign-extended imm8 to r/m16.
83 /0 ib	ADD r/m32, imm8	MI	Valid	Valid	Add sign-extended imm8 to r/m32.
REX.W + 83 /0 ib	ADD r/m64, imm8	MI	Valid	N.E.	Add sign-extended imm8 to r/m64.
00 /r	ADD r/m8, r8	MR	Valid	Valid	Add r8 to r/m8.
REX + 00 /r	ADD r/m8*, r8*	MR	Valid	N.E.	Add r8 to r/m8.
01 /r	ADD r/m16, r16	MR	Valid	Valid	Add r16 to r/m16.
01 /r	ADD r/m32, r32	MR	Valid	Valid	Add r32 to r/m32.
REX.W + 01 /r	ADD r/m64, r64	MR	Valid	N.E.	Add r64 to r/m64.
02 /r	ADD r8, r/m8	RM	Valid	Valid	Add r/m8 to r8.
REX + 02 /r	ADD r8*, r/m8*	RM	Valid	N.E.	Add r/m8 to r8.
03 /r	ADD r16, r/m16	RM	Valid	Valid	Add r/m16 to r16.
03 /r	ADD r32, r/m32	RM	Valid	Valid	Add r/m32 to r32.
REX.W + 03 /r	ADD r64, r/m64	RM	Valid	N.E.	Add r/m64 to r64.

#### NOTES:

<sup>\*</sup>In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

## Technology Trends

- Pre-1980
  - · lots of hand written assembly
  - · Compiler technology in its infancy
  - multi-chip implementations
  - Small memories at ~CPU speed
- Early 80's
  - VLSI makes single chip processor possible (But only if very simple)
  - · Compiler technology improving

- 86 - CS 740 S'17

## Technology Trends

- Pre-1980
  - lots of hand written asser
  - · Compiler technology in its Rely on compiler

  - Small memories at ~CPU s\_


#### RISC Goals:

- enable single-chip CPU
- · multi-chip implementation \_ Aim for high frequency &
  - low CPI

- Early 80's
  - VLSI makes single chip processor possible (But only if very simple)
  - · Compiler technology improving

- 87 -CS 740 S'17

### MIPS v. VAX



-- H&P, Appendix J, from Bhandarkar and Clark, 1991

- 88 - CS 740 S'17

### The RISC Design Tenets

- Single-cycle execution
  - · CISC: many multicycle operations
- Hardwired (simple) control
  - · CISC: microcode for multi-cycle operations
- Load/store architecture
  - · CISC: register-memory and memory-memory
- Few memory addressing modes
  - · CISC: many modes
- Fixed-length instruction format
  - · CISC: many formats and lengths
- Reliance on compiler optimizations
  - · CISC: hand assemble to get good performance
- Many registers (compilers can use them effectively)
  - · CISE: few registers

### RISC vs CISC Performance Argument

CPU Time = 
$$\frac{instructions}{program} \times \frac{cycles}{instruction} \times \frac{seconds}{cycle}$$

- CISC (Complex Instruction Set Computing)
  - · Reduce "instructions/program" with "complex" instructions
    - -But tends to increase "cycles/instruction" or clock period
  - · Easy for assembly-level programmers, good code density
- RISC (Reduced Instruction Set Computing)
  - · Reduce "cycles/instruction" with many 1-cycle instructions
  - · Increases "instruction/program", but hopefully not as much
    - -Help from smart compiler
  - Perhaps improve clock cycle time (seconds/cycle)
    - -via aggressive implementation allowed by simpler insn

### The Case for RISC

- CISC is fundamentally handicapped
- For a given technology, RISC implementation will be faster
  - · Current technology enables single-chip RISC
  - When it enables single-chip CISC, RISC will be pipelined
  - When it enables pipelined CISC, RISC will have caches
  - When it enables CISC with caches, RISC will have
     ...

- 91 - CS 740 S'17

## Technology Trends

- Pre-1980
  - · lots of hand written asser
  - · Compiler technology in its Rely on compiler

  - · Small memories at ~CPU & \_ low CPI

- RISC Goals:
- enable single-chip CPU
- · multi-chip implementation \_ Aim for high frequency &

- Early 80's
  - VLSI makes single chip processor possible (But only if very simple)
  - · Compiler technology improving
- Late 90's
  - · CPU speed vastly faster than memory speed
  - More transistors makes µops possible

- 92 -

### CISC's Rebuttal

- CISC flaws not fundamental, can be fixed with more transistors
- Moore's Law will narrow the RISC/CISC gap (true)
  - Good pipeline: RISC = 100K transistors, CISC = 300K
  - By 1995: 2M+ transistors had evened playing field
- Software costs dominate, compatibility is paramount

- 93 - CS 740 S'17

### Intel's x86 Trick: RISC Inside

- 1993: Intel wanted "out-of-order execution" in Pentium Pro
  - Hard to do with a coarse grain ISA like x86
- Solution? Translate x86 to RISC micro-ops (μορs)

```
push $eax → store $eax, -4($esp)
addi $esp,$esp,-4
```

- + Processor maintains x86 ISA externally for compatibility
- + But executes RISC µISA internally for implementability
- Given translator, x86 almost as easy to implement as RISC
  - Intel implemented "out-of-order" before any RISC company
  - "OoO" also helps x86 more (because ISA limits compiler)
- Also used by other x86 implementations (AMD)
- · Different mops for different designs
  - Not part of the ISA specification

- 94 - CS 740 S'17

## Potential Micro-op Scheme

- Most instructions are a single micro-op
  - · Add, xor, compare, branch, etc.
  - Loads example: mov -4(%rax), %ebx
  - Stores example: mov %ebx, -4(%rax)
- Each memory access adds a micro-op
  - "addl -4("rax"), "ebx" is two micro-ops (load, add)
  - "addl %ebx, -4(%rax)" is three micro-ops (load, add, store)
- Function call (CALL) 4 uops
  - Get program counter, store program counter to stack, adjust stack pointer, unconditional jump to function start
- Return from function (RET) 3 uops
  - · Adjust stack pointer, load return address from stack, jump register
- · Again, just a basic idea, micro-ops are specific to each chip

- 95 - CS 740 S'17

### More About Micro-ops

- Two forms of mops "cracking"
  - · Hard-coded logic: fast, but complex (for insn in few mops)
  - Table: slow, but "off to the side", doesn't complicate rest of machine
    - -Handles the really complicated instructions

# Core precept of architecture:

Make the common case fast, make the rare case correct.

- 96 - CS 740 S'17

### More About Micro-ops

- Two forms of µops "cracking"
  - · Hard-coded logic: fast, but complex (for insn in few mops)
  - Table: slow, but "off to the side", doesn't complicate rest of machine
    - -Handles the really complicated instructions
- x86 code is becoming more "RISC-like"
  - In 32-bit to 64-bit transition, x86 made two key changes:
    - -2x number of registers, better function conventions
    - -More registers, fewer pushes/pops
  - · Result? Fewer complicated instructions
    - -Smaller number of mops per x86 insn

- 97 - CS 740 S'17

## Winner for Desktop PCs: CISC

- x86 was first mainstream 16-bit microprocessor by ~2 years
  - IBM put it into its PCs...
  - Rest is historical inertia, Moore's law, and "financial feedback"
    - x86 is most difficult ISA to implement and do it fast but...
    - Because Intel sells the most non-embedded processors...
    - It hires more and better engineers...
    - Which help it maintain competitive performance ...
    - And given competitive performance, compatibility wins...
    - So Intel sells the most non-embedded processors...
  - AMD as a competitor keeps pressure on ×86 performance
- Moore's Law has helped Intel in a big way
  - · Most engineering problems can be solved with more transistors

- 98 - CS 740 S'17

### Winner for Embedded: RISC

- ARM (Acorn RISC Machine → Advanced RISC Machine)
  - · First ARM chip in mid-1980s (from Acorn Computer Ltd).
  - 3 billion units sold in 2009 (>60% of all 32/64-bit CPUs)
  - · Low-power and embedded devices (phones, for example)
    - Significance of embedded? ISA Compatibility less powerful force
- 32-bit RISC ISA
  - 16 registers, PC is one of them
  - · Rich addressing modes, e.g., auto increment
  - Condition codes, each instruction can be conditional
- ARM does not sell chips; it licenses its ISA & core designs
- ARM chips from many vendors
  - Qualcomm, Freescale (was Motorola), Texas Instruments, STMicroelectronics, Samsung, Sharp, Philips, etc.

- 99 - CS 740 S'17

## Redux: Are ISAs Important?

- Does "quality" of ISA actually matter?
  - Not for performance (mostly)
    - Mostly comes as a design complexity issue
    - Insn/program: everything is compiled, compilers are good
    - Cycles/insn and seconds/cycle: µISA, many other tricks
  - · What about power efficiency? Maybe
    - ARMs are most power efficient today...
      - » ...but Intel is moving x86 that way (e.g, Intel's Atom)
    - -Open question: can x86 be as power efficient as ARM?
- Does "nastiness" of ISA matter?
  - · Mostly no, only compiler writers and hardware designers see it
- Even compatibility is not what it used to be
  - Software emulation, cloud services
  - · Open question: will "ARM compatibility" be the next x86?

- 100 - CS 740 S'17