Synchronization

15-740 16 Feb 2017

Topics

- · Locks
- · Barriers
- · Hardware primitives

Types of Synchronization

Mutual Exclusion


Locks

Event Synchronization

- Global or group-based (barriers)
- Point-to-point (producer-Consumer)

740 '517

Simple Producer-Consumer Example



Initially flag=0

```
sd xdata, (xdatap) spin: ld xflag, (xflagp) li xflag, 1 beqz xflag, spin sd xflag, (xflagp) ld xdata, (xdatap)
```

Is this correct?


Memory Model

Sequential ISA only specifies that each processor sees its own memory operations in program order

Memory model describes what values can be returned by load instructions across multiple threads

740 '517

Simple Producer-Consumer Example



```
sd xdata, (xdatap)
li xflag, 1
sd xflag, (xflagp)
```


```
spin: ld xflag, (xflagp)
beqz xflag, spin
ld xdata, (xdatap)
```

Can consumer read **flag=1** before **data** written by producer?

740 '<u>\$</u>17

Sequential Consistency

A Memory Model




"A system is *sequentially consistent* if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by the program"

Leslie Lamport

Sequential Consistency = arbitrary *order-preserving interleaving* of memory references of sequential programs

-6- 740 'S17

Simple Producer-Consumer Example



```
sd xdata, (xdatap)
li xflag, 1
sd xflag, (xflagp)
```

spin: ld xflag, (xflagp)
beqz xflag, spin
ld xdata, (xdatap)



Dependencies from sequential ISA



Dependencies added by sequentially consistent memory model

740 'S17

Implementing SC in hardware

Only a few commercial systems implemented SC

Neither x86 nor ARM are SC

Requires either severe performance penalty

· Wait for stores to complete before issuing new store

Or, complex hardware

 Speculatively issue loads but squash if memory inconsistency with later-issued store discovered (MIPS R10K)

8 - 740 '517

Software reorders too!


- Compiler can reorder/remove memory operations unless made aware of memory model
 - Instruction scheduling, move loads before stores if to different address
 - Register allocation, cache load value in register, don't check memory
- Prohibiting these optimizations would result in very poor performance

Relaxed Memory Models

- Not all dependencies assumed by SC are supported, and software has to explicitly insert additional dependencies were needed
- Which dependencies are dropped depends on the particular memory model
- · IBM370, TSO, PSO, WO, PC, Alpha, RMO, ...
- How to introduce needed dependencies varies by system
 - Explicit FENCE instructions (sometimes called sync or memory barrier instructions)
 - Implicit effects of atomic memory instructions
- Programmers supposed to work with this????


740 'S17

Fences in Producer-Consumer Ex



- 11 - ______ 740 'S17

Simple Mutual-Exclusion Example



```
// Both threads execute:
ld xdata, (xdatap)
add xdata, 1
sd xdata, (xdatap)
```

Is this correct?

MutEx with Ld/St (+SC)

A protocol based on two shared variables c1 and c2. Initially, both c1 and c2 are 0 (not busy)

Process 1

```
c1=1;
L: if c2=1 then go to L
< critical section>
c1=0;
```

Process 2

```
c2=1;
L: if c1=1 then go to L
< critical section>
c2=0;
```

- 13 - ______ 740 'S17

Mutual Exclusion: second attempt

To avoid *deadlock*, let a process give up the reservation (i.e. Process 1 sets c1 to 0) while waiting.

Process 1

```
L: c1=1;
    if c2=1 then
        { c1=0; go to L}
        < critical section>
        c1=0
```

Process 2

```
L: c2=1;
    if c1=1 then
        { c2=0; go to L}
        < critical section>
        c2=0
```

- Deadlock is not possible but with a low probability a livelock may occur.
- An unlucky process may never get to enter the critical section ⇒ starvation

- 14 - _______ 740 'S17

A Protocol for Mutual Exclusion

T. Dekker, 1966

A protocol based on 3 shared variables c1, c2 and turn. Initially, both c1 and c2 are 0 (not busy)

Process 1

```
c1=1;

turn = 1;

L: if c2=1 & turn=1

then go to L

< critical section>

c1=0;
```

Process 2

```
c2=1;

turn = 2;

L: if c1=1 & turn=2

then go to L

< critical section>

c2=0;
```

- turn = i ensures that only process i can wait
- variables c1 and c2 ensure mutual exclusion
 Solution for n processes was given by Dijkstra and is quite tricky!

Components of Mutual Exclusion

Acquire

How to get into critical section

Wait algorithm

What to do if acquire fails

Release algorithm

· How to let next thread into critical section

Can be implemented using LD/ST, but...

- Need fences in weaker models
- Doesn't scale + complex

740 'S17

Busy Waiting vs. Blocking


- · Threads spin in above algorithm if acquire fails
- Busy-waiting is preferable when:
 - scheduling overhead is larger than expected wait time
 - schedule-based blocking is inappropriate (eg, OS)
- Blocking is preferable when:
 - Long wait time & other useful work to be done
 - Especially if core is needed to release the lock!

Hybrid spin-then-block often used!

Need Atomic Primitive!

- Test&Set set to 1 and return old value
- Swap atomic swap of register + memory location
- Fetch&Op
 - Fetch&Increment, Fetch&Add, ...
- Compare&Swap "if *mem == A then *mem == B"
- Load-linked/Store-Conditional (LL/SC)
 - LL: return value of an address
 - SC:
 if (value of address unchanged) then
 store value to address
 return 1
 else
 return 0

Lock for Mutual-Exclusion Example



```
// Both threads execute:
```


```
li xone, 1
```

Assumes SC memory model

- 19 -

740 '517

Mutual-Exclusion with Relaxed MM



spin: amoswap xlock, xone, (xlockp)
bnez xlock, spin
fence.r.r
Acquire Lock

fence.w.w

Release Lock

sd x0, (xlockp)

Mutual Exclusion with Swap

- 21 - ______ 740 'S17

Test&Set based lock

```
lock: t&s r1, (lockaddr)
    bnez r1, lock
    ret

unlock: st (lockaddr), #0
    ret
```

Mutual-Exclusion with LL/SC

```
lock: LL R1, (lockaddr)
```

BNEZ LOCK

ADD R1, R1, #1

SC R1, (lockaddr)

BEQZ LOCK

RET

unlock: ST (lockaddr), #0

RET

LL/SC are a flexible way to implement many atomic operations

- 23 - _______ 740 'S17

Implementing Fetch&Op

Load Linked/Store Conditional

```
lock: 11 reg1, location /* LL location to reg1 */
     bnz reg1, lock /* check if location locked*/
     op reg2, reg1, value
     sc location, reg2 /* SC reg2 into location*/
     beqz reg2, lock /* if failed, start again */
     ret
unlock:
     st location, #0 /* write 0 to location */
     ret
```

- 24 - ______ 740 'S17

Implementing Atomics

Lock cache line or entire cache

- Get exclusive permissions
- Don't respond to invalidates
- Do operation (eg, add in Fetch&Add)
- Resume normal operation

- 25 - _______ 740 'S17

Implementing LL/SC

In invalidation-based directory protocol

- SC requests exclusive permissions
- If requestor is still sharer, success
- Otherwise, fail and don't get permissions (invalidate in flight)

Add <u>link register</u> that stores address of LL

- Invalidated upon coherence / eviction
- Only safe to use register-register instructions between LL/SC! (Why?)

How to Evaluate?


- Scalability
- Network load
- Single-processor latency
- Space Requirements
- Fairness
- Required atomic operations
- Sensitivity to co-scheduling

- 27 - _______ 740 'S17

T&S Lock Performance

Code: lock; delay(c); unlock;

Same total no. of lock calls as p increases; measure time per transfer



- 28 -

Evaluation of Test&Set based lock

```
lock: t&s register, location
bnz lock
ret
```

unlock: st location, #0
ret

•	Scalability	poor
•	Scalability	poor

- Network load large
- Single-processor latency good
- Space Requirements good
- Fairness poor
- Required atomic operations T&S
- Sensitivity to co-scheduling good?

Test and Test and Set

```
A: while (lock != free);
if (test&set(lock) == free) {
    critical section;
}
else goto A;
```

- (+) spinning happens in cache
- (-) can still generate a lot of traffic when many processors go to do test&set

Test and Set with Backoff

Upon failure, delay for a while before retrying

· either constant delay or exponential backoff

Tradeoffs:

- (+) much less network traffic
- (-) exponential backoff can cause starvation for high-contention locks
 - new requestors back off for shorter times


But exponential found to work best in practice

31 - <u>740</u> 'S17

T&S Lock Performance

Code: lock; delay(c); unlock;

Same total no. of lock calls as p increases; measure time per transfer



- 32 -

Test and Set with Update

Test and Set sends updates to processors that cache the lock

Tradeoffs:

- (+) good for bus-based machines
- (-) still lots of traffic on distributed networks

Main problem with test&set-based schemes:

 a lock release causes all waiters to try to get the lock, using a test&set to try to get it.

- 33 - ______ 740 'S17

Ticket Lock (fetch&incr based)

Two counters:

- next_ticket (number of requestors)
- now_serving (number of releases that have happened)

Algorithm:

- 34 - ______ 740 'S17

Ticket Lock (fetch&incr based)

Two counters:

- next_ticket (number of requestors)
- now_serving (number of releases that have happened)

Algorithm:

```
ticket = F&I(next_ticket)
while (ticket != now_serving) delay(x);
// I have lock
now serving++;
```

What delay to use?

- Not exponential!
- Can use now_serving-next_ticket.

- 35 - _______ 740 'S17

Ticket Lock (fetch&incr based)

Two counters:

- next_ticket (number of requestors)
- now_serving (number of releases that have happened)

Algorithm:

- ticket = F&I(next_ticket)
 while (ticket != now_serving) delay(x);
 // I have lock
 now serving++;
- (+) guaranteed FIFO order; no starvation possible
- (+) latency can be low if fetch&incr is cacheable
- (+) traffic can be quite low, but contention on polling
- (-) but traffic is not guaranteed to be O(1) per lock acquire

- 36 - <u>740</u> 'S17

Array-Based Queueing Locks

Every process spins on a unique location, rather than on a single now_serving counter

```
next-slot Lock Wait Wait Wait Wait
```

- 37 - _______ 740 'S17

List-Base Queueing Locks (MCS)

All other good things + O(1) traffic even without coherent caches (spin locally)

Uses compare&swap to build linked lists in software

Locally-allocated flag per list node to spin on Can work with fetch&store, but loses FIFO guarantee

Tradeoffs:

- (+) less storage than array-based locks
- (+) O(1) traffic even without coherent caches
- (-) compare&swap not easy to implement (three operands)

- 38 - ______ 740 'S17


Synchronization (cont): Barriers

21 Feb 2017

39 - _______ 740 'S17

Barrier

Single operation: wait until P threads all reach synchronization point



- 40 -

Barriers

We will discuss five barriers:

- · centralized
- · software combining tree
- · dissemination barrier
- · tournament barrier
- · MCS tree-based barrier

- 41 - ______ 740 'S17

Barrier Criteria

Length of critical path

Total network communication

Space requirements

Atomic operation requirements

- 42 - ______ 740 'S17

Critical Path Length

Analysis assumes independent parallel network paths available

May not apply in some systems

- · Eg, communication serializes on bus
- In this case, total communication dominates critical path

More generally, <u>network contention</u> can lengthen critical path

- 43 - ______ 740 'S17

Centralized Barrier

Basic idea:

- Notify a single shared counter when you arrive
- Poll that shared location until all have arrived
- · Implemented using atomic fetch & op on counter

- 44 - ______ 740 'S17

Centralized Barrier - 1st attempt

```
int counter = 1;
void barrier(P) {
  if (fetch_and_increment(&counter) == P) {
    counter = 1;
  } else {
    while (counter != 1) { /* spin */ }
  }
}
```

Is this implementation correct?

45 - - 740 'S17

Centralized Barrier

Basic idea:

- Notify a single shared counter when you arrive
- Poll that shared location until all have arrived
- · Implemented using atomic fetch & decrement on counter

Simple solution requires polling/spinning twice:

- · First to ensure that all procs have left previous barrier
- Second to ensure that all procs have arrived at current barrier

- 46 - ______ 740 'S17

Centralized Barrier - 2nd attempt

```
int enter = 1; // allocate on diff cache lines
int exit = 1;
void barrier(P) {
  if (fetch and increment(&enter) == P) { // enter barrier
    enter = 1;
  } else {
   while (enter != 1) { /* spin */ }
  if (fetch and increment(&exit) == P) { // exit barrier
    exit = 1;
  } else {
   while (exit != 1) { /* spin */ }
```

Do we need to count to P twice?

- 47 - ______ 740 'S

Centralized Barrier

Basic idea:

- Notify a single shared counter when you arrive
- · Poll that shared location until all have arrived
- · Implemented using atomic fetch & decrement on counter

Simple solution requires polling/spinning twice:

- · First to ensure that all procs have left previous barrier
- Second to ensure that all procs have arrived at current barrier

Avoid spinning with sense reversal

- 48 - ______ 740 'S17

Centralized Barrier - Final version

```
int counter = 1;
bool sense = false;
void barrier(P) {
  bool local_sense = ! sense;
  if (fetch_and_increment(&counter) == P) {
    counter = 1;
    sense = local_sense;
  } else {
    while (sense != local_sense) { /* spin */ }
  }
}
```

49 - ______ 740 'S17

Centralized Barrier Analysis

Remote spinning \otimes on single shared location

 Maybe OK on broadcast-based coherent systems, spinning traffic on non-coherent or directory-based systems can be unacceptable


O(P) operations on critical path


O(1) space

O(P) best-case traffic, but O(P^2) or even unbounded in practice (why?)

How about exponential backoff?

Software Combining Tree Barrier





- · Writes into one tree for barrier arrival
- · Reads from another tree to allow procs to continue
- Sense reversal to distinguish consecutive barriers

· Why a binary tree?

- 51 - ______ 740 'S17

Combining Barrier - Why binary?

With branching factor k what is critical path?

Depth of barrier tree is $log_k P$ Each barrier notifies k children

 \rightarrow Critical path is $k \log_k P$

Critical path is minimized by choosing k=2

Software Combining Tree Analysis

Remote spinning 😊

O(log P) barriers on critical path

• Each internal barrier has P = 2!

O(P) space

O(P) total network communication But unbounded without coherence

Still needs atomic fetch & decrement

Dissemination Barrier

log P rounds of synchronization In round k, proc i synchronizes with proc $(i+2^k)$ mod P

Threads signal each other by writing flags

One flag per round → log P flags per thread

Advantage:

- Can statically allocate flags to avoid remote spinning
- Exactly log P critical path

- 54 - _______ 740 'S17

Barrier


???

 $3 = \log_2 P$ rounds

Barrier

- 56 -


 $3 = \log_2 P$ rounds



Round 1: offset $2^0 = 1$

- 57 - ______ 740 'S17

 $3 = \log_2 P \text{ rounds}$




Round 1: offset $2^0 = 1$

Round 2: offset $2^1 = 2$

740 'S17

 $3 = \log_2 P \text{ rounds}$




Round 1: offset $2^0 = 1$

Round 2: offset $2^1 = 2$

Round 3: offset $2^2 = 4$

= - 59 - _______ 740 'S17

 $3 = \log_2 P$ rounds




Round 1: offset $2^0 = 1$

Round 2: offset $2^1 = 2$

Round 3: offset $2^2 = 4$

Threads
can
progress
unevenly
through
barrier

But none
will exit
until all
arrive




Why Dissemination Barriers Work

Prove that:

Any thread leaves barrier



All threads entered barrier



Thread leaving



- 62 -

740 '517

Why Dissemination Barriers Work


Prove that:

Any thread exits barrier

All threads entered barrier

Forward propagation proves:

All threads exit barrier



Just follow dependence graph backwards!

 Each exiting thread is the root of a binary tree with all entering threads as leaves (requires log P rounds)

Proof is symmetric (mod P) for all threads

- 63 - ______ 740 'S17

Dissemination Implementation #1

```
const int rounds = log(P);
bool flags[P][rounds]; // allocated in local storage per thread

void barrier() {
  for (round = 0 to rounds - 1) {
    partner = (tid + 2^round) mod P;
    flags[partner][round] = 1;
    while (flags[tid][round] == 0) { /* spin */ }
    flags[tid][round] = 0;
  }
}
```

What'd we forget?

Dissemination Implementation #2


```
const int rounds = log(P);
bool flags[P][rounds]; // allocated in local storage per thread
local bool sense = false;

void barrier() {
  for (round = 0 to rounds - 1) {
    partner = (tid + 2^round) mod P;
    flags[partner][round] = !sense;
    while (flags[tid][round] == sense) { /* spin */ }
  }
  sense = !sense;
}
```

Good?

Sense Reversal in Dissemination

Thread 2 isn't scheduled for a while...
Thread 2 blocks waiting on old sense



- 66 - _______ 740 'S1

Dissemination Implementation #3

```
const int rounds = log(P);
bool flags[P][2][rounds]; // allocated in local storage per thread
local bool sense = false;
local int parity = 0;
void barrier() {
  for (round = 0 to rounds - 1) {
    partner = (tid + 2^round) mod P;
    flags[partner][parity][round] = !sense;
    while (flags[tid][parity][round] == sense)
       { /* spin */ }
  if (parity == 1) {
    sense = !sense;
  parity = 1 - parity;
```

Allocate 2 barriers, alternate between them via 'parity'.

Reverse sense every other barrier.

Dissemination Barrier Analysis

Local spinning only

O(log P) messages on critical path


O(P log P) space - log P variables per processor

O(P log P) total messages on network

Only uses loads & stores

Minimum Barrier Traffic

What is the minimum number of messages needed to implement a barrier with N processors?



- P-1 to notify everyone arrives
- P-1 to wakeup
- → 2P 2 total messages minimum

- 69 - _______ 740 'S17

Tournament Barrier

Binary combining tree

Representative processor at a node is statically chosen


· No fetch&op needed

In round k, proc $i=2^k$ sets a flag for proc $j=i-2^k$

- · i then drops out of tournament and j proceeds in next round
- · i waits for signal from partner to wakeup
 - Or, on coherent machines, can wait for global flag

- 70 - ______ 740 'S17


Tournament Barrier with P=8




- 71 -


740 'S17

Tournament Barrier with P=8




- 72 - ------







- 74 -




- 75 -




- 76 -




- 77 - _______ 740 'S17



- 78 - _______ 740 'S17



- 79 - _______ 740 'S17



- 80 -

Why Tournament Barrier Works


As before, threads can progress at different rates through tree

Easy to show correctness: Tournament root must unblock for any thread to exit barrier, and root depends on all threads (leaves of tree)

Implemented by two loops, up & down tree Depth encoded by first 1 in thread id bits

740 'S17

Depth == First 1 in Thread ID



- 82 -

Tournament Barrier Implementation

```
// for simplicity, assume P power of 2
void barrier(int tid) {
  int round;
  for (round = 0; // wait for children (depth == first 1)
       ((P \mid tid) & (1 << round)) == 0; round++) {
    while (flags[tid][round] != sense) { /* spin */ }
  if (round < logP) { // signal + wait for parent (all but root)</pre>
    int parent = tid & \sim ((1 << (round+1)) - 1);
    flags[parent][round] = sense;
    while (flags[tid][round] != sense) { /* spin */ }
  while (round-- > 0) { // wake children
    int child = tid | (1 << round);</pre>
    flags[child][round] = sense;
  sense = !sense;
```

83 - ______ 740 'S17

Tournament Barrier Analysis

Local spinning only

O(log P) messages on critical path (but tournament > dissemination)

O(P) space

O(P) total messages on network

Only uses loads & stores


MCS Software Barrier

Modifies tournament barrier to allow static allocation in wakeup tree, and to use sense reversal


Every thread is a node in two P-node trees:

- has pointers to its parent building a fanin-4 arrival tree
 - -fanin = flags / word for parallel checks
- has pointers to its children to build a fanout-2 wakeup tree


- 85 - _______ 740 'S17




- 86 -




87 - <u>740</u> 'S17




88 - _______ 740 'S17




89 - ______ 740 'S17




90 - 740 'S17




91 - 740 'S17



- 92 -



- 93 -



94 - _______ 740 'S17

MCS Software Barrier Analysis

Local spinning only

O(log P) messages on critical path

O(P) space for P processors

Achieves theoretical minimum communication of (2P - 2) total messages

Review: Critical Path

All O(log P), except centralized O(P)

But beware network contention!

→ Linear factors dominate bus

- 96 - _______ 740 'S17

Review: Space Requirements

Centralized:

· constant

MCS, combining tree:

· O(P)

Dissemination, Tournament:

· O(PlogP)

Review: Network Transactions

Centralized, combining tree:

- · O(P) if broadcast and coherent caches;
- · unbounded otherwise

Dissemination:

O(PlogP)

Tournament, MCS:

· O(P)

- 98 - _______ 740 'S17

Review: Primitives Needed

Centralized and software combining tree:

· atomic increment OR atomic decrement

Others (dissemination, tournament, MCS):

- · atomic read
- · atomic write

99 - 740 'S17

Barrier Recommendations

Without broadcast on distributed memory:

- Dissemination
 - MCS is good, only critical path length is about 1.5X longer (for wakeup tree)
 - MCS has somewhat better network load and space requirements

Cache coherence with broadcast (e.g., a bus):

- MCS with flag wakeup
 - But centralized is best for modest numbers of processors

Big advantage of centralized barrier:

· adapts to changing number of processors across barrier calls

- 100 - _______ 740 'S17

Synchronization Summary

- Required for concurrent programs
 - mutual exclusion
 - producer-consumer
 - barrier
- Hardware support
 - ISA
 - · Cache
 - memory
- Complex interactions
 - · Scalability, Efficiency, Indirect effects
- What about message passing?

- 101 - _______ 740 'S17