Instruction Set Architecture

15-740 SPRING'18

NATHAN BECKMANN

Topics

Instruction set architecture (ISA) design tradeoffs

X86

RISC vs CISC

Assignment 1 released

Due: 30 January 2018 (12 days)

9 problems

Time **not** equally divided!

Problem 9 uses PIN, which you must learn (\approx 45% of assignment)

- Read online PIN tutorial
- Don't put this off
- PIN available at .../15740-s18/public/

Readings

Will be due before the **following** lecture from now on

Some leeway in turning in first reading

Questions/comments/concerns?

Abstraction layers in modern systems

Application

Algorithm

Programming Language

Operating System/Virtual Machine

Instruction Set Architecture (ISA)

Microarchitecture

Gates/Register-Transfer Level (RTL)

Circuits

Devices

Physics

 ISA defines functional contract between hardware and software

I.e., what the hardware does and (doesn't) guarantee will happen

Abstraction & your program

High-level language


- Level of abstraction closer to problem domain
- Provides for productivity and portability

Assembly language

 Textual representation of instructions (ISA)

Hardware representation

 Binary representation of instructions (ISA)



Instruction set architecture (ISA)

The ISA defines the *functional* contract between the software and the hardware

The ISA is an *abstraction* that hides details of the implementation from the software

→ The ISA is functional abstraction of the processor (a "mental model")

- What operations can be performed
- How to name storage locations
- The format (bit pattern) of the instructions

ISA typically does **NOT** define

- Timing of the operations
- Power used by operations
- How operations/storage are implemented

If timing leaks information, is it really Intel's fault?

ISA design goals

Ease of programming / Code generation

Ease of implementation

Good performance

Compatibility

Completeness (eg, Turing)

Compactness – reduce program size

Scalability / extensibility

Features: Support for OS / parallelism / ...

Etc

(software perspective)

(hardware perspective)

Ease of programming

The ISA should make it easy to express programs and make it easy to create efficient programs.

Who is creating the programs?

• Early Days: Humans. Why?

Ease of programming

The ISA should make it easy to express programs and make it easy to create efficient programs.

Who is creating the programs?

- Early Days: Humans.
 - No real compilers
 - Resources very limited
 - Q: What does that mean for the ISA designer?
 - A: High-level operations
- Modern days (~1980 and beyond): Compilers
 - Today's optimizing compiler do a much better job than most humans
 - Q: What does that mean for the ISA designer?
 - A: Fine-grained, low-level instructions


Ease of implementation

ISA shouldn't get in the way of optimizing implementation

Examples:

- Variable length instructions
- Varying instruction formats
- Implied registers
- Complex addressing modes
- Precise interrupts
- Appearance of atomic execution

But what is *performance*?



Write Output

Next Instruction

Simple processor pipeline:


Performance

Response time:

- AKA latency
- How long does a task usually take?

Throughput:

- AKA bandwidth
- How much work can you do per unit time?



Tanenbaum, Computer Networks

Response time (latency)

Elapsed time

• Total time from start to finish including everything

CPU time (only time spent in processor)

Response time (latency)

Elapsed time

Total time from start to finish including everything

CPU time (only time spent in processor)

CPU Time = CPU clock cycles × CPU clock time

CPU clock cycles = number of cycles needed to execute program

- # of instructions executed
- Cycles per instruction

CPU clock time = 1 / frequency

"The Iron Law of Performance"

$$CPU Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$

What determines each factor? How does ISA impact each?

Instructions / program = **dynamic** instruction count (not code size)

Determined by program, compiler, and ISA

Cycles / instruction (CPI)

 $\,\circ\,$ Determined by ISA, $\mu {\rm arch},$ program, and compiler

Seconds / cycle (critical path)

• Determined by μ arch and technology

Cycles per instruction (CPI)

Different instruction classes take different numbers of cycles

In fact, even the same instruction can take a different number of cycles • Example?

When we say CPI, we really mean:

Weighted CPI

$$CPI = \frac{Clock \ cycles}{Instruction \ count} = \sum_{i=1}^{n} CPI_i \times \frac{Instruction \ count_i}{Instruction \ count}$$

CPU time

$$CPU \ Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$

How to improve performance:

Reduce instruction count

Reduce cycles per instruction

Reduce clock time


But there is a tension between these...

CPI example – which machine is faster?

Computer A: Cycle time = 250ps, CPI = 2.0

```
Computer B: Cycle time = 500ps, CPI = 1.2
```

Same ISA



Other measures of "performance"

Performance is not just CPU time

Or, even elapsed time

E.g., ?

Other measures of "performance"

Performance is not just CPU time

Or, even elapsed time


Power

Area (in mm² of Si, a.k.a., # transistors)


Complexity

Compatibility

CMOS & power



In CMOS IC technology:



"Between 1970 and 1985 many thought the primary job of the computer architect was the design of instruction sets. ...The educated architect was expected to have strong opinions about the strengths and especially the weaknesses of the popular computers. **The importance of binary compatibility in quashing innovation** in instruction set design was unappreciated by many researchers and textbook writers, giving the impression that many architects would get a chance to design an instruction set." - H&P, Appendix A

Compatability

ISA separates interface from implementation

Thus, many different implementations possible

- IBM/360 first to do this and introduce 7 different machines all with same ISA
- Intel from 8086 \rightarrow core i7 \rightarrow Xeon Phi \rightarrow ?
- ARM ISA mobile ightarrow server

Protects software investment

Important to decide what should be exposed and what should be kept hidden.

• E.g., MIPS "branch delay slots"

What goes into an ISA?

Operands

- How many?
- What kind?
- Addressing mechanisms

Operations

- What kind?
- How many?

Format/encoding

- Length(s) of bit pattern
- Which bits mean what

Operands ⇔ Machine model

Three basic types of machine

- Stack
- Accumulator
- Register

Two types of register machines


- Register-memory
 - Most operands in most instructions can be either a register or a memory address
- Load-store
 - Instructions are either load/store or register-based

Operands per instruction

Stack


0 address	add	push(pop() + pop())
Accumulator		
1 address	add A	$Acc \leftarrow Acc + mem[A]$
Register-Memory		
2 address	add R1, A	$R1 \leftarrow R1 + mem[A]$
3 address	add R1, R2, A	$R1 \leftarrow R2 + mem[A]$
Load-Store		
3 address	add R1, R2, R3	$R1 \leftarrow R2 + R3$
2 address	load R1, R2	$R1 \leftarrow mem[R2]$
	store R1, R2	mem[R1] \leftarrow R2

Code for: A=X*Y - B*C




Stack	
push push mult	8(SP) 16(SP)
push push mult	4(sp) 12(sp)
sub st pop	20(sp)

Code for: $A=X^*Y - B^*C$




Stack		Accumu	llator
push push mult push push mult sub st pop	8(SP) 16(SP) 4(sp) 12(sp) 20(sp)	ld mult st ld mult sub st	8(SP) 12(SP) 20(SP) 4(SP) 0(SP) 20(sp) 16(sp)

Code for: $A=X^*Y - B^*C$



Stack		Accumu	lator	reg-mer	n
push push mult push push	8(SP) 16(SP) 4(sp) 12(sp)	ld mult st ld	8(SP) 12(SP) 20(SP) 4(SP)	mult	R1,8(SP),12(SP)
mult sub		mult sub	0(SP) 20(sp)	mult	R2, 0 (SP), 4 (SP)
st pop	20(sp)	st	16(sp)	Sub	16(sp),R2,R1

Code for: $A=X^*Y - B^*C$



Stack	Accumulator	reg-mem	ld/st
<pre>push 8(SP) push 16(SP) mult push 4(sp) push 12(sp) mult sub st 20(sp) pop</pre>	ld 8(SP) mult 12(SP) st 20(SP) ld 4(SP) mult 0(SP) sub 20(sp) st 16(sp)	<pre>mult R1,8(SP),12(SP) mult R2,0(SP),4(SP) sub 16(sp),R2,R1</pre>	ld r1,8(SP) ld r2,12(SP) ld r3,4(SP) ld r4,0(SP) mult r5,r1,r2 mult r6,r3,r4 sub r7,r6,r5 st 16(SP),r7

Machine model tradeoffs

Stack and Accumulator:

- Each instruction encoding is short
- IC is high
- Very simple exposed architecture

Register-Memory:

- Instruction encoding is much longer
- More work per instruction
- IC is low
- Architectural state more complex

Load/Store:

- Medium encoding length
- Less work per instruction
- IC is high
- Architectural state more complex

Common operand types

Register	add r1,r2,r3 add r1,r2
Immediate	add r1 <i>,</i> #7
Memory	
 direct 	add r1,[0x1000]
 register indirect 	add r1,(r2)
 displacement 	add r1,100(r2)
 indexed 	add r1,(r2+r3)
 indexed+displacement 	add r1,100(r2+r3)
 scaled+displacement 	add r1,100(r2+r3*s)
 memory indirect 	add r1,([0x1000])
 autoincrement 	add r1,(r2)+
 autodecrement 	add r1,(r2)-

Memory operands

Memory addressing modes, i.e., How to specify an effective address

How many?


How complex?

How much memory can be addressed?

Trade-offs

- How useful is the addressing mode?
- What is the impact on CPI? IC? Freq?
- How many bits needed to encode in instruction?

Frequency of addressing modes



How many registers?

More registers means:

- Longer instruction encoding
- Each register access is slower and/or
- More power per access
- More state is exposed (more saves/restores per func call, context switch, ...)

Fewer registers means:

- Harder for the compiler
- Think of registers as "cache level-0"
- Small instructions
- More instructions

Trend towards more registers. Why?

Operations

Arithmetic

Logical

Data transfer

Control flow

OS support

Parallelism support

Control flow

Types:

- Jump
- Conditional Branch
- Indirect Jump
 - call
 - return
- Trap

Destination Specified

- Register
- Displacement

Condition Codes

- Set as side-effect?
- Set explicitly?

Instruction encoding

Length

- How long?
- Fixed or Variable?

Format

consistent? Specialized?

Trade-offs:

Instruction encoding

Length

- How long?
- Fixed or Variable?

Format

consistent? Specialized?

Trade-offs:

- Fixed length
 - Simple fetch/decode/next
 - Not efficient use of instruction memory
- Variable length
 - Complex fetch/decode/next
 - Improved code density

x86 Overview

Intel x86 Processors

Totally dominate laptop/desktop/server market

• ARM trying to gain a foothold

Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

Complex instruction set computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!
 - In terms of speed ...not so much for power

Intel x86 Milestones

Name	Date	Transistors	MHz
 8086 First 16-bit Information 100 address 	•	29K is for IBM PC & DOS	5-10
	1985 el processor , refe ddressing", capabl	275K erred to as IA32 e of running Unix	16-33
 Pentium 4F First 64-bit In 	2004 tel processor, refe	125M rred to as x86-64	2800-3800
• First multi-co	2006 re Intel processor	291M	1060-3500
Kaby LakeRecent "Core	2016 i7" branded proce	~1.7B essor	2700-3500

x86 Clones (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

The Best of Times...

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

x86 Clones (AMD)

The worst of times...

- "Bulldozer": re-designed from scratch (2011)
 - Focus on threading
 - Poor single-thread performance (low IPC)
 - Built for parallel software that didn't arrive!

Intel dominates performance for years...

"Zen": re-re-design (2017)

• Re-focused on single-thread IPC

Many proclaimed the death of core microarchitecture, but parallelism is hard.

Intel's 64-Bit

Intel Attempted Radical Shift from IA32 to IA64

- Totally different architecture (Itanium)
- Executes IA32 code only as legacy
- Relied on compiler → disappointing performance (will talk more about this later)

AMD Stepped in with Evolutionary Solution


• x86-64 (now called "AMD64")

Intel felt obligated to focus on IA64

- Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
- Extended Memory 64-bit Technology
- Almost identical to x86-64!

All but low-end x86 processors support x86-64

Assembly programmer's view



Programmer-Visible State

- PC: Program counter
 - Address of next instruction
 - Called "EIP" (IA32) or "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching


- Memory
 - Byte addressable array
 - Code and user data
 - Stack to support procedures

Turning C into object code

Code in files pl.c p2.c

```
Compile with command: gcc -O1 p1.c p2.c -o p
```

- Use basic optimizations (-O1)
- Put resulting binary in file **p**




Compiling into assembly

C Code

```
int sum(int x, int y)
{
    int t = x+y;
    return t;
}
```

Generated IA32 Assembly



Obtain with command

```
/usr/local/bin/gcc -O1 -S code.c
```

```
Produces file code.s
```

Assembly characteristics: data types

- "Integer" data of 1, 2, 4, or 8 bytes
- Data values
- Addresses (untyped pointers)

Floating point data of 4, 8, or 10 bytes

No aggregate types such as arrays or structuresJust contiguously allocated bytes in memory

Assembly characteristics: operations

Perform arithmetic function on register or memory data

Transfer data between memory and register

- Load data from memory into register
- Store register data into memory

Transfer control

- Unconditional jumps to/from procedures
- Conditional branches

Object code

Code for a	sum	
0x401040	<sum>:</sum>	Assembler
0x55		• Translates .s into .o
0x89		 Binary encoding of each instruction
0xe5		 Nearly-complete image of executable code
0x8b		 Missing linkages between code in different files
0x45		Wissing mildges between code in different mes
0x0c		Linker
0x03		 Resolves references between files
0x45		
0x08		 Combines with static run-time libraries
0x5d		 E.g., code for malloc, printf
0xc3	 Total of 11 bytes 	 Some libraries are dynamically linked
	Each instruction	 Linking occurs when program begins execution
	1, 2, or 3 bytes	
	Starts at address	

0x401040

Machine instruction example

int t = x+y;

addl 8(%ebp),%eax

Similar to expression:

х += у

More precisely:

int eax;

int *ebp;

```
eax += ebp[2]
```

0x80483ca: 03 45 08

C Code

Add two signed integers

Assembly

- Add two 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned

• Operands:

- **x:** Register %**eax**
- y: Memory M[%ebp+8]
- t: Register %eax
 - Return function value in %eax

Object Code

- 3-byte instruction
- Stored at address 0x80483ca

Disassembling object code

Disassembled

080483c4	<sum></sum>	:			
80483c4:	55			push	%ebp
80483c5:	89	e5		mov	%esp,%ebp
80483c7:	8b	45	0c	mov	0xc(%ebp),%eax
80483ca:	03	45	8 0	add	0x8(%ebp),%eax
80483cd:	5d			рор	%ebp
80483ce:	с3			ret	

Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

Alternative disassembly

Object	Disassembled					
Object	Dump of assembler code for function sum:					
0x401040:	0x080483c4 <sum+0>: push %ebp</sum+0>					
0x55	0x080483c5 <sum+1>: mov %esp,%ebp</sum+1>					
0x89	0x080483c7 <sum+3>: mov 0xc(%ebp),%eax</sum+3>					
0xe5	0x080483ca <sum+6>: add 0x8(%ebp),%eax</sum+6>					
0x8b	0x080483cd <sum+9>: pop %ebp</sum+9>					
0x45	0x080483ce <sum+10>: ret</sum+10>					
0x0c						
0x03						
0x45	Mithin calle Delaureau					
0x08	Within gdb Debugger					
0x5d	gdb p					
0xc3	disassemble sum					
	 Disassemble procedure 					
	x/11xb sum					
	 Examine the 11 bytes starting at sum 					

What can be disassembled?


```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55 push
                           %ebp
30001001: 8b ec mov %esp,%ebp
30001003: 6a ff push $0xfffffff
30001005: 68 90 10 00 30 push $0x30001090
3000100a: 68 91 dc 4c 30 push $0x304cdc91
```

Anything that can be interpreted as executable code

Disassembler examines bytes and reconstructs assembly source

Integer registers (IA32)

Origin (mostly obsolete)



Moving data: IA32
Moving Data
movl Source, Dest:
Operand Types
 Immediate: Constant integer data
 Example: \$0x400, \$-533
 Like C constant, but prefixed with `\$'
 Encoded with 1, 2, or 4 bytes
 <i>Register:</i> One of 8 integer registers
• Example: % eax , %edx

- But %esp and %ebp reserved for special use
- Others have special uses for particular instructions
- *Memory:* 4 consecutive bytes of memory at address given by register
 - Simplest example: (%eax)
 - Various other addressing modes

%eax	
%ecx]
%edx	
%ebx	
%esi	
%edi	
%esp	
%ebp	

Maying Data: 1022	
Moving Data: IA32	%eax
Moving Data	%ecx
movl Spurce, Dest:	%edx
Operand Types	%ebx
Immediate: Constant integer data	%esi
 Example: \$0x400, \$-533 	%edi
• Like C constant, but prefixed with `\$'	
 Encoded with 1, 2, or 4 bytes 	%esp
 <i>Register:</i> One of 8 integer registers 	%ebp
• Example: %eax, %edx	
 But %esp and %ebp reserved for special up 	use
 Others have special uses for particular instru 	uctions
 Memory: 4 onsecutive bytes of memory at a 	ddress given by register
 Simplest example: (%eax) 	
 Various other addressing modes 	

movl Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple memory addressing modes

Indirect

(R) Mem[Reg[R]]

- Register R specifies memory address
- Aha! Pointer dereferencing in C

movl (%ecx),%eax

Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset
 - D is an arbitrary integer constrained to fit in 1-4 bytes

movl 8(%ebp),%edx

Complex memory addressing modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
 - Unlikely you'd use %**ebp**, either
- S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

Special Cases

(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]]
D(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]+D]
(Rb,Ri,S)	Mem[Reg[Rb]+S*Reg[Ri]]

Data Representations: IA32 + x86-64


Sizes of C Objects (in Bytes)

C Data Type	Generic 32-bit	Intel IA32	x86-64
 unsigned 	4	4	4
• int	4	4	4
 long int 	4	4	8
• char	1	1	1
• short	2	2	2
• float	4	4	4
 double 	8	8	8
 long double 	8	10/12	10/16
o char *	4	4	8


• Or any other pointer

Using simple addressing modes

<pre>void swap(int *xp, int *yp)</pre>
{
int t0 = *xp;
int t1 = *yp;
*xp = t1;
*yp = t0;
}




Using simple addressing modes



<u>int t0 = *xp;</u>


Machine specifies calling convention (a.k.a. application binary interface or ABI):

- Args passed on stack
- Result in EAX
- Everything except EAX, ECX, and EDX are callersaved




Understanding Swap


<pre>void swap(int *xp, int *yp)</pre>
{
int t0 = *xp; int t1 = *yp;
*xp = t1;
*yp = t0;
}





Register	Value	
%edx	xp	
%ecx	ур	
%ebx	t0	
%eax	t1	

movl	8(%ebp), %edx	#	edx	=	хp	
movl	12(%ebp), %ecx	#	ecx	=	ур	
movl	(%edx), %ebx	#	ebx	=	*xp	(t0)
movl	(%ecx), %eax	#	eax	=	*yp	(t1)
movl	%eax, (%edx)	#	*xp	=	t1	
movl	%ebx, (%ecx)	#	*yp	=	t0	









	Understanding Curan			Address		
Und	Understanding Swap			123	0x124	
					456	0x120
						0x11c
%eax	456					0x118
%edx	0x124		Of	fset		0x114
%ecx	0x120		Ур	12	0x120	0x110
%ebx	123		xp	8	0x124	0x10c
%esi				4	Rtn adr	0x108
			%ebp —	→ 0		0x104
%edi				-4		0x100
%esp		movzl	8(%ebp), %edx	# 4	dx = xn	
Sepp	0x104		12(%ebp), %eax		-	
		movl movl movl	(%edx), %ebx (%ecx), %eax %eax, (%edx) %ebx, (%ecx)	# 4 # 4 # ⁻	ebx = *xp eax = *yp *xp = t1	

	doret	Address
Un	uersi	anding Swap 456 0x124
		456 0x120
· · · · · ·		0x11c
%eax	456	0x118
%edx	0x124	Offset 0x114
%ecx	0x120	yp 12 0x120 0x110
%ebx	123	xp 8 0x124 0x10c
%esi		4 Rtn adr 0x108
		$%ebp \longrightarrow 0$ 0x104
%edi		-4 0x100
%esp		
%ebp	0x104	movl 8(%ebp), %edx
		<pre>movl (%ecx), %eax # eax = *yp (t1) movl %eax, (%edx) # *xp = t1 movl %ebx, (%ecx) # *yp = t0</pre>

llndaret	Address		
Underst	Understanding Swap		
		123	0x120
· · · · · · · · · · · · · · · · · · ·			0x11c
%eax 456			0x118
%edx 0x124	Offset		0x114
%ecx 0x120	ур 12	0x120	0x110
%ebx 123	xp 8	0x124	0x10c
%esi	4	Rtn adr	0x108
	%ebp → 0		0x104
%edi	-4		0x100
%esp	movl 8(%ebp), %edx #	edx = xp	
%ebp 0x104	_ · ·	ecx = yp ebx = *xp eax = *yp *xp = t1	

x86-64 Integer Registers

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

% rax	%eax	% r8	%r8d
%rbx	%ebx	% r9	%r9d
%rcx	%ecx	% r10	%r10d
%rdx	%edx	% r11	%r11d
% rsi	%esi	% r12	%r12d
% rdi	%edi	% r13	%r13d
% rsp	%esp	% r14	%r14d
%rbp	%ebp	%r15	%r15d

Instructions

Long word 1 (4 Bytes) \leftrightarrow Quad word q (8 Bytes)


New instructions:


- $^{\circ} \texttt{movl} \rightarrow \texttt{movq}$
- \circ addl \rightarrow addq
- \circ sall \rightarrow salq
- etc.

32-bit instructions that generate 32-bit results


- Set higher order bits of destination register to 0
- Example: add1


32-bit code for swap





64-bit code for swap





Operands passed in registers (why useful?)


- First (**xp**) in %**rdi**, second (**yp**) in %**rsi**
- 64-bit pointers


No stack operations required

32-bit data

- Data held in registers %**eax** and %**edx**
- **movl** operation

64-bit code for long int swap





64-bit data

- Data held in registers %rax and %rdx
- **mov***q* operation
 - "q" stands for quad-word

RISC vs CISC

RISC vs CISC

RISC: Reduced Instruction Set Computer

- Introduced Early 80's
- RISC-I (Berkeley), MIPS (Stanford), IBM 801
- Today: ARM

CISC: Complex Instruction Set Computer

- What everything was before RISC
- VAX, x86, 68000
- Today: x86

Outcome:

- RISC in academy (and in technology)
- CISC in commercial space, but ...
- RISC in embedded (and under the covers)

Basic comparison

CISC

- variable length instructions: 1-321 bytes
- GP registers+special purpose registers+PC+SP+conditions
- Data: bytes to strings
- memory-memory instructions
- special instructions: e.g., crc, polyf, ...

RISC

- fixed length instructions: 4 bytes
- GP registers + PC
- load/store with few addressing modes

ADD-Add

Opcode	Instruction	Op/ En	64-bit Mode	Compat/ Leg Mode	Description
04 ib	ADD AL, imm8	1	Valid	Valid	Add imm8 to AL.
05 iw	ADD AX, imm16	1	Valid	Valid	Add imm16 to AX.
05 id	ADD EAX, imm32	1	Valid	Valid	Add imm32 to EAX.
REX.W + 05 id	ADD RAX, imm32	1	Valid	N.E.	Add imm32 sign-extended to 64-bits to RAX.
80 /0 ib	ADD r/m8, imm8	MI	Valid	Valid	Add imm8 to r/m8.
REX + 80 /0 <i>ib</i>	ADD r/m8 [*] , imm8	MI	Valid	N.E.	Add sign-extended imm8 to r/m64.
81 /0 iw	ADD r/m16, imm16	MI	Valid	Valid	Add imm16 to r/m16.
81 /0 id	ADD r/m32, imm32	MI	Valid	Valid	Add imm32 to r/m32.
REX.W + 81 /0 id	ADD r/m64, imm32	MI	Valid	N.E.	Add imm32 sign-extended to 64-bits to r/m64.
83 /0 ib	ADD r/m16, imm8	MI	Valid	Valid	Add sign-extended imm8 to r/m16.
83 /0 ib	ADD r/m32, imm8	MI	Valid	Valid	Add sign-extended imm8 to r/m32.
REX.W + 83 /0 ib	ADD r/m64, imm8	MI	Valid	N.E.	Add sign-extended imm8 to r/m64.
00 /r	ADD r/m8, r8	MR	Valid	Valid	Add r8 to r/m8.
REX + 00 /r	ADD r/m8 [*] , r8 [*]	MR	Valid	N.E.	Add r8 to r/m8.
01 /r	ADD r/m16, r16	MR	Valid	Valid	Add r16 to r/m16.
01 /r	ADD r/m32, r32	MR	Valid	Valid	Add r32 to <i>r/m32</i> .
REX.W + 01 /r	ADD r/m64, r64	MR	Valid	N.E.	Add r64 to <i>r/m64.</i>
02 /r	ADD r8, r/m8	RM	Valid	Valid	Add r/m8 to r8.
REX + 02 /r	ADD r8 [*] , r/m8 [*]	RM	Valid	N.E.	Add <i>r/m8</i> to <i>r8.</i>
03 /r	ADD r16, r/m16	RM	Valid	Valid	Add r/m16 to r16.
03 /r	ADD <i>r32, r/m32</i>	RM	Valid	Valid	Add r/m32 to r32.
REX.W + 03 /r	ADD r64, r/m64	RM	Valid	N.E.	Add r/m64 to r64.

NOTES:

*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Technology trends

Pre-1980

- Lots of hand written assembly
- Compiler technology in its infancy
- Multi-chip implementations
- Small memories at ~CPU speed

Early 80's

- VLSI makes single chip processor possible (But only if very simple)
- Compiler technology improving

Technology trends

Pre-1980

- Lots of hand written assembly
- Compiler technology in its infancy
- Multi-chip implementations
- Small memories at ~CPU speed


Early 80's

- VLSI makes single chip processor possible (But only if very simple)
- Compiler technology improving

RISC goals:

- Enable single-chip CPU
- Rely on compiler
- Aim for high frequency & low CPI

MIPS v. VAX



-- H&P, Appendix J, from Bhandarkar and Clark, 1991

The RISC Design Tenets

Single-cycle execution

• CISC: many multicycle operations

Hardwired (simple) control

• CISC: microcode for multi-cycle operations

Load/store architecture

• CISC: register-memory and memory-memory

Few memory addressing modes

• CISC: many modes

Fixed-length instruction format

• CISC: many formats and lengths

Reliance on compiler optimizations

• CISC: hand assemble to get good performance

Many registers (compilers can use them effectively)

• CISC: few registers

Schools of ISA design & performance

$$CPU Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$

Complex instruction set computer (CISC)

- Complex instructions → lots of work per instruction → fewer instructions per program
- But... more cycles per instruction & longer clock period
- Modern μarch gets around most of this

Reduced instruction set computer (RISC)

- Prine-grain instructions → less work per instruction → more instructions per program
- But... lower cycles per instruction & shorter clock period
- Heavy reliance on compiler to "do the right thing"

The case for RISC

CISC is fundamentally handicapped

- For a given technology, RISC implementation will be faster
- Current technology enables single-chip RISC
- When it enables single-chip CISC, RISC will be pipelined
- When it enables pipelined CISC, RISC will have caches
- When it enables CISC with caches, RISC will have ...

Technology trends

Pre-1980

- lots of hand written assembly
- Compiler technology in its infancy
- multi-chip implementations
- Small memories at ~CPU speed

Early 80's

- VLSI makes single chip processor possible (But only if very simple)
- Compiler technology improving

Late 90's

- CPU speed vastly faster than memory speed
- More transistors makes µops possible

CISC's rebuttal

CISC flaws not fundamental, can be fixed with **more transistors**

Moore's Law will narrow the RISC/CISC gap (true)

- Good pipeline: RISC = 100K transistors, CISC = 300K
- By 1995: 2M+ transistors had evened playing field

Software costs dominate, **compatibility** is paramount

Intel's x86 Trick: RISC Inside

1993: Intel wanted "out-of-order execution" in Pentium Pro
Hard to do with a coarse grain ISA like x86

Solution? Translate x86 to RISC micro-ops (µops) push \$eax → store \$eax, -4(\$esp) addi \$esp,\$esp,-4

- + Processor maintains x86 ISA externally for compatibility
- + But executes RISC µISA internally for implementability
- Given translator, x86 almost as easy to implement as RISC
 - Intel implemented "out-of-order" before any RISC company
 - "OoO" also helps x86 more (because ISA limits compiler)
- Also used by other x86 implementations (AMD)
- \circ Different μops for different designs
 - Not part of the ISA specification

Potential Micro-op Scheme

Most instructions are a single micro-op

- Add, xor, compare, branch, etc.
- Loads example: mov -4(%rax), %ebx
- Stores example: mov %ebx, -4(%rax)

Each memory access adds a micro-op

- "addl -4(%rax), %ebx" is two micro-ops (load, add)
- "addl %ebx, -4(%rax)" is three micro-ops (load, add, store)

Function call (CALL) – 4 uops

 Get program counter, store program counter to stack, adjust stack pointer, unconditional jump to function start

Return from function (RET) – 3 uops

• Adjust stack pointer, load return address from stack, jump register

Again, just a basic idea, micro-ops are specific to each chip

More About Micro-ops

Two forms of μ ops "cracking"

- Hard-coded logic: fast, but complex (for insn in few µops)
- Table: slow, but "off to the side", doesn't complicate rest of machine
 - Handles the really complicated instructions

Core precept of architecture:

Make the common case fast, make the rare case correct.

More About Micro-ops

Two forms of μ ops "cracking"

- Hard-coded logic: fast, but complex (for insn in few μops)
- Table: slow, but "off to the side", doesn't complicate rest of machine
 - Handles the really complicated instructions

x86 code is becoming more "RISC-like"

- In 32-bit to 64-bit transition, x86 made two key changes:
 - 2x number of registers, better function conventions
 - More registers, fewer **pushes/pops**
- Result? Fewer complicated instructions
 - $\circ\,$ Smaller number of μops per x86 insn

Winner for Desktop PCs: CISC

x86 was first mainstream 16-bit microprocessor by ~2 years

- IBM put it into its PCs...
- Rest is historical inertia, Moore's law, and "financial feedback"
 - x86 is most difficult ISA to implement and do it fast but...
 - Because Intel sells the most **non-embedded** processors...
 - It hires more and better engineers...
 - Which help it maintain competitive performance ...
 - And given competitive performance, compatibility wins...
 - So Intel sells the most **non-embedded** processors...
- AMD as a competitor keeps pressure on x86 performance

Moore's Law has helped Intel in a big way

• Most engineering problems can be solved with more transistors

Winner for Embedded: RISC

ARM (Acorn RISC Machine → Advanced RISC Machine)

- First ARM chip in mid-1980s (from Acorn Computer Ltd).
- 3 billion units sold in 2009 (>60% of all 32/64-bit CPUs)
- Low-power and embedded devices (phones, for example)
 - Significance of embedded? ISA Compatibility less powerful force
- 32-bit RISC ISA
 - 16 registers, PC is one of them
 - Rich addressing modes, e.g., auto increment
 - Condition codes, each instruction can be conditional

ARM does not sell chips; it licenses its ISA & core designs

ARM chips from many vendors

 Qualcomm, Freescale (was Motorola), Texas Instruments, STMicroelectronics, Samsung, Sharp, Philips, etc.

Redux: Are ISAs Important?

Does "quality" of ISA actually matter?

- Not for performance (mostly)
 - Mostly comes as a design complexity issue
 - Insn/program: everything is compiled, compilers are good
 - Cycles/insn and seconds/cycle: μISA, many other tricks
- What about power efficiency? Maybe
 - ARMs are most power efficient today...
 - ...but Intel is moving x86 that way (e.g, Intel's Atom)
 - Open question: can x86 be as power efficient as ARM?

Does "nastiness" of ISA matter?

• Mostly no, only compiler writers and hardware designers see it

Even compatibility is not what it used to be

- Software emulation, cloud services
- Open question: will "ARM compatibility" be the next x86?