

# **CaRP : Cache Replacement Policies for Linked Data Structures** Tushar Goyal, Rini Patel, Aditi Sinha

# **Problem Statement**

Accessing pointer-based linked data structures (LDS) such as linked lists, hash tables, B-trees exhibit highly irregular memory accesses.

Problem with pointer-chasing programs:

- Poor locality of data
- More cache misses
- Memory latency
- Pre-fetching is not helpful
- Limits parallelism



(a) Binary tree

(b) Traditional architecture

# **Existing Policies**

#### **DIP:**

- BIP: Insertion at LRU position and MRU with low probability (1/32)
- Set-Dueling between LRU and BIP
- Follower sets work based on pSel counter • Works well for thrashing workloads, but not



### **DRRIP**:

good for LDS.

- Tries to predict the future reference interval
- Inserts lines with RRPV, higher value means farther in future reference.
- Works well with scan and thrashing workload, but not with LDS.



#### Hawkeye:

- Train predictor per-PC based on past OPT behavior
- Predictor decides between cache friendly or cache averse data, and accordingly applies RRPV.



#### **Proposed Policy** Pointer Chasing workloads are in iterative or recursive forms. Typically small set of instructions with non-uniform memory access pattern. /\* Given a binary tree, print its nodes in inorder\*, printInorder(node\*) void printInorder(struct node\* node) push rbp 4006a748 89 e5 mov rbp,rsp 206aa4883ec2 sub rsp,0x2 if (node == NULL) 26ae48 89 7d e mov OWORD PT rbp-0x18],rd return: rbp-0x18],0x6 /\* first recur on left child \*/ 06b948 8b 45 mov rax, OWORD PTR [rbp-0x18] printInorder(node->left); 6bd48 8b 40 6 mov rax, OWORD PTR [rax+0x8 006c148 89 c7 nt the data of node \*/ Accles dd ff ff ff call 4006a6 <prim t val = node->data; nov eax.DWORD PTR /\* now recur on right child \*/ Track last 1024 PCs for consecutive misses on that PC. Apply heuristic to select the Victim cache for PC if misses are above Th. 64 lines Victim Cache and Th = 4. CaRP Victim Cache (LRU) Misses Timestamp L2 Misses Timestamp (Replacement as per given Policy) Misses PC Timestamp fpredicate: (Misses > TH) && ((TPC - TLAST-ACC(PC)) < 1024)

# **Experimental Evaluation**

- Simulator : Zsim
- Machine : Ubuntu 12.04 with Pintool 2.14
- Memory hierarchy:
  - LI 32 kB (4-way, 5 cycle latency)
  - L2 256 kB (8-way, 12 cycle latency)
  - L3 2 MB (16-way, 35 cycle latency)
- Max simulation time = 720 sec

Benchmark	Data Organisation	Parameters
BH	Heterogenous OcTree	100000 bodies, 32 nodes
Em3D	Single Linked Lists	2000 H 500 E Nodes
Perimeter	Quad-Tree	11 levels
Power	N-way Tree, single-linekd Lists	N/A
TreeAdd	Binary-Tree	25 levels
Tsp	Balanced binary-tree	2 Million Nodes
Voronoi	Balanced binary-tree	1 Million Nodes
Simple Tree	Binary Tree	100 levels
B-Tree	B+ Tree	3 Million Nodes



•	G	ive





# Conclusions

ven workloads have little scope of improvement over MIN. (Max 8-10 %) • CaRP with DRRIP achieves behavior equivalent to MIN on *power* benchmark. CaRP with LRU performs better than LRU on power, Ilu, and btree.

# **Future Work**

Select optimal Victim Cache size, hardware overhead

- Minimize the overhead of keeping PC history, buffering
- Try to incorporate memory accesses along with PC history to reduce the false positives