


Virtual Memory: Systems

18-213/18-613: Introduction to Computer Systems 12th Lecture, February 20, 2025


Review: Virtual Memory & Physical Memory



A page table contains page table entries (PTEs) that map virtual pages to physical pages.


Review: Translating with a k-level Page Table

Having multiple levels greatly reduces total page table size



Review: Translation Lookaside Buffer (TLB)

A small cache of page table entries with fast access by MMU




Typically, a TLB hit eliminates the k memory accesses required to do a page table lookup.

Steps for a READ:

• Locate set

Recall: Set Associative Cache




Review of Symbols

- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m: Number of addresses in physical address space
 - P = 2^p : Page size (bytes)

Components of the virtual address (VA)

- TLBI: TLB index
- TLBT: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number




E = 2^e lines per set

Virtual Page Number Virtual Page Offset

Components of the *physical address* (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- **CT**: Cache tag

(bits per field for our simple example)



Today

Simple memory system example

- Case study: Core i7/Linux memory system
- Memory mapping

CSAPP 9.6.4 CSAPP 9.7 CSAPP 9.8


Simple Memory System Example

Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes


Why is the VPO 6 bits?

Why is the VPN 8 bits?



Simple Memory System TLB

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D

Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Тад	PPN	Valid
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	_	0
2	02	-	0	08	-	0	06	-	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

Simple Memory System Page Table

Only showing the first 16 entries (out of 256)

	VPN	PPN	Valid		VPN	PPN	Valid							
	00	28	1		08	13	1							
	01	_	0		09	17	1							
	02	33	1		0 A	09	1							
	03	02	1		OB	_	0							
	04	_	0		0C	_	0							
	05	16	1		0 D	2D	1		0)	(OD	$) \rightarrow$	• Ox	2D	
	06	_	0		OE	11	1							
	07	_	0		OF	0D	1							
— TLBT ———	→ TLBI -	→												
11 10 9	8 7 6	54	32	1 0		11 10	987	6	5	4	3	2	1	0
0 0 1	1 0 1					1 0	1 1 0	1						

→ VPO —

13

12 11

0

— VPN –

— PPN —

Simple Memory System Cache


- 16 lines, 4-byte cache line size
- Physically addressed
- Direct mapped

V[0b00001101101001] = V[0x369]P[0b101101101001] = P[0xB69] = 0x15 CT CI CO 11 10 9 8 6 5 3 7 1 4 2 0 1 0 Ο 0 0 **PPO** PPN


Idx	Tag	Valid	B0	B1	B2	B3	ldx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	_	_	_	_	9	2D	0	-	-	_	—
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	_	_	_	_	В	0B	0	_	-	_	_
4	32	1	43	6D	8F	09	С	12	0	_	-	-	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	_	_	_	_	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	_	-

Address Translation Example

Virtual Address: 0x03D4




Physical Address



Address Translation Example

Physical Address




Cache

Idx	Tag	Valid	B0	B1	B2	B3	Idx	Tag	Valid	BO	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	_	_	_	_	9	2D	0	-	_	_	_
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	_	_	_	-	В	OB	0	-	_	_	_
4	32	1	43	6D	8F	09	С	12	0	-	_	-	_
5	0D	1	36	72	FO	1D	D	16	1	04	96	34	15
6	31	0	_	_	_	_	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	_	_

Address Translation Example: TLB/Cache Miss

Virtual Address: 0x0020




Address Translation Example: TLB/Cache Miss

Cache

Idx	Tag	Valid	BO	B1	B2	B3	Idx	Tag	Valid	BO	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	_	-	_	9	2D	0	-	-	_	-
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	-	_	-	_	В	0B	0	-	-	_	-
4	32	1	43	6D	8F	09	С	12	0	-	-	-	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	_	_	-	-	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	-	_	_	-

Physical Address



Quiz Time!

Canvas Quiz: Day 13 – VM Systems


Today

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Intel Core i7 Memory System

Processor package Core x4 Instruction MMU Registers fetch (addr translation) L1 d-cache L1 i-cache L1 d-TLB L1 i-TLB 32 KB, 8-way 32 KB, 8-way 64 entries, 4-way 128 entries, 4-way L2 unified cache L2 unified TLB 256 KB, 8-way 512 entries, 4-way To other **QuickPath interconnect** cores 4 links @ 25.6 GB/s each **To I/O** bridge L3 unified cache **DDR3 Memory controller** 3 x 64 bit @ 10.66 GB/s 8 MB, 16-way (shared by all cores) 32 GB/s total (shared by all cores) Main memory 20 Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries

63	62 5	2 51	12 11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page table physical base addres	s Unused	1 I	G	PS		Α	CD	wт	U/S	R/W	P=1

Available for OS (page table location on disk)

P=0

Each entry references a 4K child page table. Significant fields:

- P: Child page table present in physical memory (1) or not (0).
- **R/W:** Read-only or read-write access access permission for all reachable pages.
- U/S: user or supervisor (kernel) mode access permission for all reachable pages.
- WT: Write-through or write-back cache policy for the child page table.
- A: Reference bit (set by MMU on reads and writes, cleared by software).
- PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).
- Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)
- **XD:** Disable or enable instruction fetches from all pages reachable from this PTE.

P=0

Core i7 Level 4 Page Table Entries

63	62 52	51 12	2 11	9 8	B 7	76	5	4	3	2	1	0
XD	Unused	Page physical base address	Unused	Ģ	3	D	Α	CD	wт	U/S	R/W	P=1

Available for OS (page location on disk)


Each entry references a 4K child page. Significant fields:

- P: Child page is present in memory (1) or not (0)
- R/W: Read-only or read-write access permission for child page
- U/S: User or supervisor mode access
- WT: Write-through or write-back cache policy for this page
- A: Reference bit (set by MMU on reads and writes, cleared by software)
- D: Dirty bit (set by MMU on writes, cleared by software)
- G: Global page (don't evict from TLB on task switch)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access




Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available quickly
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


Virtual Address Space of a Linux Process



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling



Today

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping

- VM areas initialized by associating them with disk objects.
 - Called *memory mapping*


Area can be *backed by* (i.e., get its initial values from) :

- **Regular file** on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
- Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (*demand-zero page*)
 - Once the page is written to (*dirtied*), it is like any other page


Dirty pages are copied back and forth between memory and a special swap file.

Review: Memory Management & Protection

Code and data can be isolated or shared among processes




Sharing Revisited: Shared Objects



 Process 1 maps the shared object (on disk).


Sharing Revisited: Shared Objects



 Process 2 maps the same shared object.


- Notice how the virtual addresses can be different.
- But, difference must be multiple of page size.

Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a *private copy-on-write* (COW) object
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

Sharing Revisited: Private Copy-on-write (COW) Objects



- Instruction writing to private page triggers protection fault.
 - Handler creates new R/W page.
- Instruction
 restarts upon
 handler return.
- Copying deferred as long as possible!

Finding Shareable Pages

Kernel Same-Page Merging

- OS scans through all of physical memory, looking for duplicate pages
- When found, merge into single copy, marked as copy-on-write
- Implemented in Linux kernel in 2009
- Limited to pages marked as likely candidates
- Especially useful when processor running many virtual machines
 - A virtual machine is an abstraction for an entire computer, including its OS & I/O devices (beyond the scope of this course)

User-Level Memory Mapping

Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start


- start: may be 0 for "pick an address"
- prot: PROT_READ, PROT_WRITE, PROT_EXEC, ...
- **flags**: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...

Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping

void *mmap(void *start, int len,

int prot, int flags, int fd, int offset)



Uses of mmap

Reading big files

Uses paging mechanism to bring files into memory

Shared data structures

- When call with MAP_SHARED flag
 - Multiple processes have access to same region of memory
 - Risky!


File-based data structures


- E.g., database
- Give prot argument PROT_READ | PROT_WRITE
- When unmap region, file will be updated via write-back
- Can implement load from file / update / write back to file


Example: Using mmap to Support Attack Lab


Problem

- Want students to be able to perform code injection attacks
- Shark machine stacks are not executable
- Solution
 - Suggested by Sam King (now at UC Davis)
 - Use mmap to allocate region of memory marked executable
 - Divert stack to new region
 - Execute student attack code
 - Restore back to original stack
 - Use munmap to remove mapped region









Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Restore original %rsp Use munmap to remove mapped region

Summary

VM requires hardware support

- Exception handling mechanism
- TLB
- Various control registers

VM requires OS support

- Managing page tables
- Implementing page replacement policies
- Managing file system

VM enables many capabilities

- Loading programs from memory
- Providing memory protection

Allocate new region

<pre>void *new_stack = mmap(START_ADDR, STACK_SIZE, PROT_EXEC PROT_READ PROT_WRITE,</pre>
MAP_PRIVATE MAP_GROWSDOWN MAP_ANONYMOUS MAP_FIXED,
0, 0);
<pre>if (new_stack != START_ADDR) {</pre>
<pre>munmap(new_stack, STACK_SIZE);</pre>
exit(1);
}

Divert stack to new region & execute attack code

```
stack_top = new_stack + STACK_SIZE - 8;
asm("movq %%rsp,%%rax ; movq %1,%%rsp ;
movq %%rax,%0"
    : "=r" (global_save_stack) // %0
    : "r" (stack_top) // %1
);
launch(global_offset);
```

Restore stack and remove region

