### **15-410"...We are Computer Scientists!..."**

Virtual Memory #1Sep. 29, 2008

> **Dave EckhardtRoger Dannenberg**

**L15\_VM1**

1

15-410, F'08

## **Outline**

### **Text**

**Chapters 8, 9**

### **The Problem: logical vs. physical**

### **Contiguous memory mapping**

### **Fragmentation**

### **Paging**

- **Type theory**
- **A sparse map**

# **Logical vs. Physical**

#### **It's all about address spaces**

- **Generally a complex issue**
	- IPv4 ⇒ IPv6 is mainly about address space exhaustion

#### **Review**

- **Combining .o's changes addresses**
- **But what about two programs?**

### **Every .o uses same address space**



 $6^{15}$ 

6

## **Linker Combines .o's, Changes Addresses**



7

15-410, F'08

## **What About Two Programs?**



 $8^{15-410, \; {\rm F'08}}$ 

# **Logical vs. Physical Addresses**

#### **Logical address**

- **Each program has its own address space ...**
	- fetch: address ⇒ data
	- **store: address, data**  $\Rightarrow$  **.**
- **...as envisioned by programmer, compiler, linker**

#### **Physical address**

- **Where your program ends up in memory**
- **They can't all be loaded at 0x10000!**

# **Reconciling Logical, Physical**

#### **Programs could take turns in memory**

- **Requires swapping programs out to disk**
- **Very slow**

#### **Could run programs at addresses other than linked**

- **Requires using linker to "relocate one last time" at launch**
- $\overline{\phantom{a}}$ **Done by some old mainframe OSs**
- **Slow, complex, or both**

#### **We are computer scientists!**

# **Reconciling Logical, Physical**

#### **Programs could take turns in memory**

- **Requires swapping programs out to disk**
- **Very slow**

#### **Could run programs at addresses other than linked**

- **Requires using linker to "relocate one last time" at launch**
- $\overline{\phantom{a}}$ **Done by some old mainframe OSs**
- **Slow, complex, or both**

#### **We are computer scientists!**

**Insert a level of indirection**

# **Reconciling Logical, Physical**

#### **Programs could take turns in memory**

- **Requires swapping programs out to disk**
- **Very slow**

#### **Could run programs at addresses other than linked**

- **Requires using linker to "relocate one last time" at launch**
- $\overline{\phantom{a}}$ **Done by some old mainframe OSs**
- **Slow, complex, or both**

#### **We are computer scientists!**

- **Insert a level of indirection**
- **Well, get the ECE folks to do it for us**

# **Type Theory**

#### **Physical memory behavior**

- fetch: address ⇒ data
- $\blacksquare$  store: address, data  $\Rightarrow$  .

#### **Process thinks of memory as...**

- fetch: address ⇒ data
- $\bullet$  store: address, data  $\Rightarrow$  .

#### **Goal: each process has "its own memory"**

- process-id ⇒ fetch: (address ⇒ data)
- process-id ⇒ store: (address, data ⇒ .)

#### **What really happens**

- process-id ⇒ map: (virtual-address ⇒ physical-address)
- **Use "map o fetch" and "map o store"**

# **Simple Mapping Functions**



# **Contiguous Memory Mapping**

#### **Processor contains two control registers**

- **Memory base**
- **Memory limit**

#### **Each memory access checks**

**If V < limit P = base + V;ElseERROR /\* what do we call this error? \*/**

#### **During context switch...**

- **Save/load user-visible registers**
- **Also load process's base, limit registers**

# **Problems with Contiguous Allocation**

#### **How do we grow a process?**

- **Must increase "limit" value**
- **Cannot expand into another process's memory!**
- **Must move entire address spaces around**
	- **Very expensive**

#### **Fragmentation**

**New processes may not fit into unused memory "holes"**

### **Partial memory residence**

**Must entire program be in memory at same time?**

## **Can We Run Process 4?**



# **Term: "External Fragmentation"**

#### **Free memory is small chunks**

- **Doesn't fit large objects**
- **Can "disable" lots of memory**

### **Can fix**

- **Costly "compaction"**
	- **aka "Stop & copy"**



## **Term: "Internal Fragmentation"**

#### **Allocators often round up**

- **8K boundary (somepower of 2!)**
- **Some memory is wasted inside each segment**
- **Can't fix via compaction**
- **Effects often non-fatal**



# **Swapping**

#### **Multiple user processes**

- **Sum of memory demands > system memory**
- **Goal: Allow each process 100% of system memory**

#### **Take turns**

- **Temporarily evict process(es) to disk**
	- **Not runnable**
	- **Blocked on implicit I/O request (e.g., "swapread")**
- **"Swap daemon" shuffles process in & out**
- **Can take seconds per process**
	- **Modern analogue: laptop suspend-to-disk**I.
- **Maybe we need a better plan?**

# $\textbf{Contiquous Allocation} \Rightarrow \textbf{Paging}$

#### **Solves multiple problems**

- **Process growth problem**
- **Fragmentation compaction problem**
- **Long delay to swap a whole process**

### **Approach: divide memory more finely**

- **Page = small region of virtual memory (½K, 4K, 8K, ...)**
- **Frame = small region of physical memory**
- $\blacksquare$ **[I will get this wrong, feel free to correct me]**

### **Key idea!!!**

**Any page can map to (occupy) any frame**

## **Per-process Page Mapping**



 $2^{15-410, \; {\rm F'08}}$ 

# **Problems Solved by Paging**

#### **Process growth problem?**

**Any process can use any free frame for any purpose**

#### **Fragmentation compaction problem?**

**Process doesn't need to be contiguous, so don't compact**

#### **Long delay to swap a whole process?**

**Swap part of the process instead!**

## **Partial Residence**



15-410, F'08

# **Data Structure Evolution**

### **Contiguous allocation**

**Each process was described by (base,limit)**

### **Paging**

- **Each page described by (base,limit)?**
	- **Pages typically one size for whole system**
- **Ok, each page described by (base address)**
- Arbitrary page ⇒ frame mapping requires some work
	- **Abstract data structure: "map"**
	- **Implemented as...**

# **Data Structure Evolution**

### **Contiguous allocation**

**Each process was described by (base,limit)**

### **Paging**

- **Each page described by (base,limit)?**
	- **Pages typically one size for whole system**
- **Ok, each page described by (base address)**
- Arbitrary page ⇒ frame mapping requires some work
	- **Abstract data structure: "map"**
	- **Implemented as...**
		- **» Linked list?**
		- **» Array?**
		- **» Hash table?**
		- **» Skip list?**
		- **» Splay tree?????**

# **Page Table Options**

### **Linked list**

▪ O(n), so V⇒ P time gets longer for large addresses!

#### **Array**

- **Constant time access**
- **Requires (large) contiguous memory for table**

### **Hash table**

- **Vaguely-constant-time access**
- **Not really bounded though**

### **Splay tree**

- **Excellent amortized expected time**
- **Lots of memory reads & writes possible for one mapping**
- **Probably impractical**

## **Page Table Array**



 $8^{15-410, \; {\rm F'08}}$ 



 $9$  15-410, F'08







 $2^{15-410, \; {\rm F'08}}$ 

#### **User view**

**Memory is a linear array**

#### **OS view**

**Each process requires N frames**

### **Fragmentation?**

- **Zero external fragmentation**
- $\blacksquare$ **Internal fragmentation: average ½ page per region**

## **Bookkeeping**

#### **One page table for each process**

#### **One global frame table**

- **Manages free frames** $\blacksquare$
- **(Typically) remembers who owns each frame**

### **Context switch**

**Must "activate" switched-to process's page table**

# **Hardware Techniques**

### **Small number of pages?**

- **"Page table" can be a few registers**
- **PDP-11, 64k address space**
	- **8 "pages" of 8k each 8 registers**

### **Typical case**

- **Large page tables, live in memory**
	- **Where?**
		- **» Processor has "Page Table Base Register" (names vary)**
		- **» Set during context switch**

## **Double trouble?**

#### **Program requests memory access**

**MOVL (%ESI),%EAX**

#### **Processor makes two memory accesses!**

- **Splits address into page number, intra-page offset**
- **Adds page number to page table base register**
- **Fetches page table entry (PTE) from memory**
- **Concatenates frame address with intra-page offset**
- **Fetches program's data from memory into %eax**

### **Solution: "TLB"**

**Not covered today**

# **Page Table Entry Mechanics**

#### **PTE conceptual job**

**Specify a frame number**

# **Page Table Entry Mechanics**

### **PTE conceptual job**

**Specify a frame number**

### **PTE flags**

- **Valid bit**
	- **Not-set means access should generate an exception**
- **Protection**
	- **Read/Write/Execute bits**
- **Dirty bit**
	- **Set means page was written to "recently"**
	- **Used when paging to disk (later lecture)**
- **Specified by OS for each page/frame**

#### **Problem**

- **Assume 4 KByte pages, 4-Byte PTEs**
- **Ratio: 1024:1**
	- **4 GByte virtual address (32 bits) ⇒ 4 MByte page table**
	- **For each process!**

### **Problem**

- **Assume 4 KByte pages, 4-Byte PTEs**
- **Ratio: 1024:1**
	- **4 GByte virtual address (32 bits) ⇒ 4 MByte page table**
	- **For each process!**

### **One Approach: Page Table Length Register (PTLR)**

- **(names vary)**
- **Programs don't use entire virtual space**
- $\mathcal{L}_{\mathcal{A}}$ **Restrict a process to use entries 0...N**
- $\mathcal{L}_{\mathcal{A}}$ **On-chip register detects out-of-bounds reference**
- **Allows small PTs for small processes**
	- **(as long as stack isn't far from data)**

#### **Key observation**

- **Each process page table is a sparse mapping** $\blacksquare$
- **Many pages are not backed by frames**
	- **Address space is sparsely used**
		- **» Enormous "hole" between bottom of stack, top of heap**
		- **» Often occupies 99% of address space!**
	- **Some pages are on disk instead of in memory**

### **Key observation**

- **Each process page table is a sparse mapping**
- **Many pages are not backed by frames**
	- **Address space is sparsely used**
		- **» Enormous "hole" between bottom of stack, top of heap**
		- **» Often occupies 99% of address space!**
	- **Some pages are on disk instead of in memory**

#### **Refining our observation**

- **Page tables are not randomly sparse**
	- **Occupied by sequential memory regions**
	- **Text, rodata, data+bss, stack**
- **"Sparse list of dense lists"**

**How to map "sparse list of dense lists"?We are computer scientists!**

**...?**

#### **How to map "sparse list of dense lists"?**

#### **We are computer scientists!**

- **Insert a level of indirection**
- **Well, get the ECE folks to do it for us**

- **Page directory maps large chunks of address space to...**
- **...Page tables, which map pages to frames**



 $5$  and  $15-410$ , F'08













# **Sparse Mapping?**

### **Assume 4 KByte pages, 4-byte PTEs**

- **Ratio: 1024:1**
	- **4GByte virtual address (32 bits) ⇒ 4 MByte page table**

#### **Now assume page directory with 4-byte PDEs**

- **4-megabyte page table becomes 1024 4K page tables**
- **Plus one 1024-entry page directory to point to them**
- **Result: 4 Mbyte + 4Kbyte (this is better??)**

# **Sparse Mapping?**

### **Assume 4 KByte pages, 4-byte PTEs**

- **Ratio: 1024:1**
	- 4GByte virtual address (32 bits) ⇒ 4 MByte page table

#### **Now assume page directory with 4-byte PDEs**

- **4-megabyte page table becomes 1024 4K page tables**
- **Plus one 1024-entry page directory to point to them**
- **Result: 4 Mbyte + 4Kbyte (this is better??)**

#### **Sparse address space...**

- **...means most page tables contribute nothing to mapping...**
- **...would all be full of "empty" entries...**
- **...so just use a "null pointer" in page directory instead.**
- **Result: empty 4GB address space specified by 4KB directory**



# **Segmentation**

### **Physical memory is (mostly) linear**

#### **Is virtual memory linear?**

- **Typically a set of "regions"**
	- **"Module" = code region + data region** $\blacksquare$
	- **Region per stack**
	- $\mathbf{r}$ **Heap region**

#### **Why do regions matter?**

- **Natural protection boundary**
- **Natural sharing boundary**

# **Segmentation: Mapping**



 $\sim$  15-410, F'08

# **Segmentation + Paging**

#### **80386 (does it all!)**

- **Processor address directed to one of six segments**
	- **CS: Code Segment, DS: Data Segment**
	- **32-bit offset within a segment -- CS:EIP**
- **Descriptor table maps selector to segment descriptor**
- **Offset fed to segment descriptor, generates linear address**
- L. **Linear address fed through page directory, page table**

# **x86 Type Theory**

#### lnstruction  $\Rightarrow$  segment selector

**[PUSHL implicitly specifies selector in %SS]**

#### Process ⇒ (selector ⇒ (base,limit) )

**[Global,Local Descriptor Tables]**

#### **Segment, in-segment address ⇒ linear address**

**CS:EIP means "EIP + base of code segment"**

#### Process ⇒ (linear address high ⇒ page table)

**[Page Directory Base Register, page directory indexing]**

#### Page Table: linear address middle ⇒ frame address

#### $58$  Menory. Hanne audicas + Onset  $\rightarrow$  ...  $_{15\text{-}410, \text{F}^\prime 08}$ **Memory: frame address + offset**  $\Rightarrow$  **...**

# **Summary**

#### **Processes emit virtual addresses**

**segment-based or linear**

### **A magic process maps virtual to physical**

### **No, it's not magic**

- **Address validity verified**
- **Permissions checked**
- **Mapping may fail (trap handler)**

#### **Data structures determined by access patterns**

 $\blacksquare$ **Most address spaces are sparsely allocated**



**Any problem in Computer Science can be solved by anextra level of indirection.**

**–Roger Needham**