Halide

Decoupling Algorithms from Schedules for Easy Optimization of Image Processing Pipelines

> Paper presentaion for 15-849 Bohan Hou

Overview

- Image Processing Pipeline Optimization
 - Multiple optimization techniques
 - Engineering Complexity

- Key idea: decouple algorithm from schedule
 - algorithm: what is computed
 - schedule: when and where to compute

Problem: Image Processing Pipeline Optimization



Camera Raw Pipeline



Bilateral Grid



Local Laplacian Filter



Snake Image Segmentation

Challenge: Engineering Complexity

Example: Local Laplacian Filters

- 1500 lines of expert-optimized C++
- Multi-threaded, SSE SIMD insts
- 3 months of work
- 10x faster than reference C code



Used in Adobe PhotoShop Camara Raw / Lightroom

Challenge: Engineering Complexity

Example: 3x3 blur

```
(a) Clean C++: 9.94 ms per megapixel ______
void blur(const Image &in, Image &blurred) {
  Image tmp(in.width(), in.height());
  for (int y = 0; y < in.height(); y++)
    for (int x = 0; x < in.width(); x++)
    tmp(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;
  for (int y = 0; y < in.height(); y++)
    for (int x = 0; x < in.width(); x++)
    blurred(x, y) = (tmp(x, y-1) + tmp(x, y) + tmp(x, y+1))/3;
}
```

Techniques:

- Tiling
- Fusing
- Vectorization
- Multi-threading
- Redundant Computation

Lacks readability, portablity, modularity

(b) Fast C++ (for x86) : 0.90 ms per megapixel _____

```
void fast_blur(const Image &in, Image &blurred) {
 __m128i one_third = _mm_set1_epi16(21846);
#pragma omp parallel for
 for (int yTile = 0; yTile < in.height(); yTile += 32) {</pre>
  m128i a, b, c, sum, avg;
  m128i tmp[(256/8)*(32+2)];
  for (int xTile = 0; xTile < in.width(); xTile += 256) {</pre>
  __m128i *tmpPtr = tmp;
  for (int y = -1; y < 32+1; y++) {
   const uint16_t *inPtr = & (in(xTile, yTile+y));
   for (int x = 0; x < 256; x += 8) {
    a = mm loadu si128((_m128i*)(inPtr-1));
    b = mm loadu sil28((ml28i*)(inPtr+1));
     c = _mm_load_sil28((_ml28i*)(inPtr));
     sum = _mm_add_epi16(_mm_add_epi16(a, b), c);
     avg = mm mulhi epi16(sum, one third);
     _mm_store_sil28(tmpPtr++, avg);
     inPtr += 8;
   }}
  tmpPtr = tmp;
   for (int y = 0; y < 32; y++) {
    __m128i *outPtr = (_m128i *) (& (blurred(xTile, yTile+y)));
   for (int x = 0; x < 256; x + = 8) {
     a = mm load si128(tmpPtr+(2*256)/8);
    b = mm load sil28(tmpPtr+256/8);
     c = mm load sil28(tmpPtr++);
     sum = mm add epi16( mm add epi16(a, b), c);
     avg = _mm_mulhi_epi16(sum, one_third);
     mm store sil28(outPtr++, avg);
}}}
                    11x faster on CPU
```

Method: Decouple Algorithm from Schedule

Algorithm: what is computed

Schedule: when are where it's computed

- Easy for programmers to build pipelines
- Easy for programmers to specify & explore optimizations
- Easy for compilers to generate fast code

Algorithm: Pure functional

- Declarative specification
- Pipeline stages are pure functions from coordinates to values
- No explicit bounds
- No loops or traversal orders
- Only feed forward pipelines

```
// The algorithm

tmp(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;

blurred(x, y) = (tmp(x, y-1) + tmp(x, y) + tmp(x, y+1))/3;
```

Algorithm of 3x3 blur

Algorithm: Pure functional

Reduction functions

- initial value function: specify the initial value of each output point
- reduction function: specify the update rules of output points
- reduction domain: specify the reduction order

```
UniformImage in(UInt(8), 2);
Func histogram, cdf, out;
RDom r(0, in.width(), 0, in.height()), ri(0, 255);
Var x, y, i;
histogram(in(r.x, r.y))++;
cdf(i) = 0;
cdf(i) = cdf(ri-1) + histogram(ri);
out(x, y) = cdf(in(x, y));
```

Algorithm of histograms

Schedule

Schedule defines intra-stage order, inter-stage interleaving

For each stage:

- 1) In which order should we compute its values?
- 2) When should we compute its inputs?
- 3) How to map onto parallel excution resources like SIMD units and GPU blocks?



Schedule: intra-stage order, inter-stage interleaving

Inline

Compute as needed, do not store



Chunk

Compute, use, then discard subregions



Root

Precompute entire required region



Reuse

Load from an existing buffer



Serial y, Serial x

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32
33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48
49	50	51	52	53	54	55	56
57	58	59	60	61	62	63	64

Serial x, Serial y

1	9	17	25	33	41	49	57	
2	10	18	26	34	42	50	58	
3	11	19	27	35	43	51	59	
4	12	20	28	36	44	52	60	
5	13	21	29	37	45	53	61	
6	14	22	30	38	46	54	62	
7	15	23	31	39	47	55	63	
8	16	24	32	40	48	56	64	

Serial y, Vectorized x

1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16

Parallel y, Vectorized x

1	2
1	2
1	2
1	2
1	2
1	2
1	2
1	2

Split x into 2x₀+x_i, Split y into 2y₀+y_i, Serial y₀, x₀, y_i, x_i

1	2	5	6	9	10	13	14
3	4	7	8	11	12	15	16
17	18	21	22	25	26	29	30
19	20	23	24	27	28	31	32
33	34	37	38	41	42	45	46
35	36	39	40	43	44	47	48
49	50	53	54	57	58	61	62
51	52	55	56	59	60	63	64

Compiler Implementation



Lowering:

- Generate loop nests
- Allocate storage for function realizations

Bounds inference:

• Replace function call with load/store to the storages

Evaluation

Camera Raw Pipeline Local Laplacian Filter Bilateral Grid Snake Image Segmentation Optimized NEON ASM: 463 lines C++, OpenMP+IPP: 262 lines Tuned C++: 122 lines Vectorized MATLAB: 67 lines Nokia N900: 772 ms Quad-core x86: 335 ms Quad-core x86: 472ms Quad-core x86: 3800 ms Halide algorithm: 145 lines Halide algorithm: 62 lines Halide algorithm: 34 lines Halide algorithm: 148 lines schedule: 7 lines schedule: 6 lines schedule: 23 lines schedule: 7 lines Nokia N900: 741 ms Quad-core x86: 158 ms Quad-core x86: 80 ms Quad-core x86: 55 ms 2.75x shorter 3.7x shorter 3x shorter 2.2x longer 5% faster than tuned assembly 2.1x faster 5.9x faster 70x faster Porting to new platforms does not change the algorithm code, only the schedule Quad-core x86: 51 ms CUDA GPU: 48 ms (7x) CUDA GPU: 3 ms (1250x) CUDA GPU: 11 ms (42x) Hand-written CUDA: 23 ms [Chen et al. 2007] Portability

Reduced engineering effort

Better Readability

Better Performance

Thanks

Discussion Questions

• Can we design a framwork to automatically schedule a given algorithm?

• Is Halide language Turing complete? Is there any useful operator that can not be expressed by Halide? How can we improve it then?

TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, Arvind Krishnamurthy

Presented by Ashwin Venkatram

7 February 2022

Contents

- Motivation for DL Compilers & Landscape of HW accelerators
- DL Compiler System Architecture
 - Front-end IR
 - Back-end IR
- TVM Performance
- Discussion Questions

Motivation for DL Compilers & Current State

Case Study: Real-time Anomaly Detection

Arm NN TFLite Delegate

Accelerating inference on Android and Linux



တ္လို arm NN

The Arm NN TFLite Delegate can plug directly into the TFLite Runtime

- Greater flexibility for Android developers over NNAPI
- Arm specific CPU and GPU optimizations accessible through Arm NN
- All TFLite models supported:
 - Key operators accelerated through Arm NN and ACL
 - Unsupported operators processed through TFLite CPU Ref
- Suitable for Linux environments



NVIDIA GTC Nov 2021 Conference Presentation Scalable, Accelerated Hardware-agnostic ML inference with NVIDIA Triton and ARM NN

Case Study: Real-time Anomaly Detection

Arm NN TFLite Delegate

Accelerating inference on Android and Linux



مrm NN TFLite Delegate can plug

directly into the TFLite Runtime

- Greater flexibility for Android developers over NNAPI
- Arm specific CPU and GPU optimizations accessible through Arm NN
- All TFLite models supported:
 - Key operators accelerated through Arm NN and ACL
 - Unsupported operators processed through TFLite CPU Ref
- Suitable for Linux environments

System can only perform as best as vendor provided optimized kernels and implementation of operators!



Latency gated by vendor provided handcrafted kernels

NVIDIA GTC Nov 2021 Conference Presentation Scalable, Accelerated Hardware-agnostic ML inference with NVIDIA Triton and ARM NN

Heterogenous Hardware Targets

Right-sized processing at the right node

- System requirements push for distributed intelligence
- Data gets cleaned (filtered), processed, analyzed and anonymized
- Improving efficiency and securing data at its source heterogeneous solution



ARM Developer Conference: Nov 2019 Tech Talk

- Varied HW targets available within the ARM ecosystem
- What about Intel CPU, NVIDIA GPUs, Xilinx SoC FPGA + ARM cores, dedicated accelerators?
 - GPU: TensorRT, FPGA: Xilinx Vitis-Al
- How would a ML developer deploy to a different target and benchmark? Tedious to cross-compile, deploy, measure and feedback manually. Can this be automated?
- Would deployment optimization need to be re-done for each target independently on vendor provided library?

Compatibility with Hardware Microarchitecture

- Hardware accelerators primarily differ in:
 - Data layout
 - Memory layout

 Optimizations to be done by compiler stack and not within hardware accelerator (excluding CPU), enabling leaner silicon design with software defined optimization



Figure 1: CPU, GPU and TPU-like accelerators require different on-chip memory architectures and compute primitives. This divergence must be addressed when generating optimized code.

Current State Pain-Points

- ML System Designer's difficult choices:
 - Avoiding graph optimizations that yield new operations not supported in predefined operator library
 - Using unoptimized implementation of new operators used in models
 - Deploying models to production is manual
 - Requires re-optimization of model operator performance for each desired hardware target using vendor specific runtime libraries
- Solution Motivation:
 - Deep Learning compilers take a high-level IR from existing frameworks and generate low-level optimized code
 - Model architecture agnostic and hardware target agnostic to enable running heterogeneous models on heterogeneous hardware accelerators

TVM: Learning-based Deep Learning Compiler



Tianqi Chen – TVM Conference Overview Presentation https://sampl.cs.washington.edu/tvmconf/slides/Tianqi-Chen-TVM-Stack-Overview.pdf



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.

TVM Key Innovations

- 1. Tensor Expression Language
- 2. Automated Program Optimization Framework via GBT and a ML based cost model
- 3. Graph Re-writer + Automatic code generation

Note: This paper discusses #2 – #4

End-User Example

TVM API to get a deployable module

import tvm as t

Use keras framework as example, import model
graph, params = t.frontend.from_keras(keras_model)
target = t.target.cuda()
graph, lib, params = t.compiler.build(graph, target, params)

Compiled runtime module contains:

- Graph the final optimized computational graph
- Lib generated operators
- Params module parameters

Deploying model to the target back-end

import tvm.runtime as t
module = runtime.create(graph, lib, t.cuda(0))
module.set_input(**params)
module.run(data=data_array)
output = tvm.nd.empty(out_shape, ctx=t.cuda(0))
module.get_output(0, output)

Note: TVM supports multiple deployment back-ends in languages such as C++, Java and Python.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.

High-Level IR Optimizations

- Computation graph optimizations
 - Operator Fusion (aka kernel fusion)
 - Constant-folding (pre-compute graph sections that are statically determined)
 - Static memory planning (pre-allocation to hold intermediate tensors)
 - Data layout transformations (required to take advantage of hardware accelerator memory layout and re-sizing of operation kernel)



The Deep Learning Compiler: A Comprehensive Survey <u>https://arxiv.org/abs/2002.03794</u>

3 Rules for Operator Fusion



https://www.programmerall.com/article/68731401786/



Figure 4: Performance comparison between fused and non-fused operations. TVM generates both operations. Tested on NVIDIA Titan X.

3 Rules for Operator Fusion



2.00 w/o fusion w/ fusion 1.50 0.50 0.00 conv+bn+relu depthwise-1.28x28x28 conv+bn+relu hidden:128 1.1x1x128x256 1.2x14x14 3x3x512

Figure 4: Performance comparison between fused and non-fused operations. TVM generates both operations. Tested on NVIDIA Titan X.

TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

https://www.programmerall.com/article/68731401786/

Operator fusion results in new operations that may not be supported by handcrafted kernels in vendor provided libraries. TVM proposes a code generation approach and searches the space of suggested operator kernels to pick the best one.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.

Generating Tensor Operations



Builds on Halide's design style of decoupling scheduling from computation rules

Generating Tensor Operations



Builds on Halide's design style of decoupling scheduling from computation rules

Take matrix multiplication as our example. Matmul first multiply the corresponding elements between two matrix, then accumulate across a certain axis. The following lines describe the computation **A * B^T** in TVM.



https://tvm.apache.org/docs//how_to/work_with_schedules/tensorize.html

Tensorize Example

Matrix Mult

Solution to AutoTVM schedule template

	AutoTVM Workflow	Auto-scheduler Workflow
Step 1:	# Matrix multiply	# The same
Write a compute		
definition	C = te.compute((M, N), lambda x, y: te.sum(A[x, k] * B[k, v], axis=k))	
(relatively easy part)		
	<pre># 20-100 lines of tricky DSL code</pre>	<pre># Not required</pre>
	# Define search space	
Ch	cfg.define_split("tile_x", batch, num_outputs=4)	
Step 2:	<pre>cfg.define_split("tile_y", out_dim, num_outputs=4)</pre>	
template		
	# Apply config into the template	
(difficult part)	<pre>bx, txz, tx, xi = cfg["tile_x"].apply(s, C, C.op.axis[0])</pre>	
	<pre>by, tyz, ty, yi = cfg["tile_y"].apply(s, C, C.op.axis[1])</pre>	
	s[C].reorder(by, bx, tyz, txz, ty, tx, y1, x1)	
Step 3:	<pre>tuner.tune()</pre>	task.tune()
Run auto-tuning		
(automatic search)		

Table 1. Workflow Comparision

https://tvm.apache.org/2021/03/03/intro-auto-scheduler

Solution to AutoTVM schedule template

		AutoTVM Workflow	Auto-scheduler Workflow
	Step 1: Write a compute	# Matrix multiply	# The same
	definition	C = te.compute((M, N), lambda x, y: te.sum(A[x, k] * B[k, v], axis=k))	
Ansor	(relatively easy part) Gene	rating High Performa	nce Tensor
	step 2Prog Write a schedule template	rams for Deep Learni	ng
	(difficult part)	<pre># Apply config into the template bx, txz, tx, xi = cfg["tile_x"].apply(s, C, C.op.axis[0]) by, tyz, ty, yi = cfg["tile_y"].apply(s, C, C.op.axis[1]) Aloreton Wednesday</pre>	
	Step 3:	tuner.tune()	task.tune()
	Run auto-tuning (automatic search)		

Table 1. Workflow Comparision

https://tvm.apache.org/2021/03/03/intro-auto-scheduler

Low Level IR & Hardware Specific Tensorize Optimizations



Fig. 4. Overview of hardware-specific optimizations applied in DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794

Low Level IR & Hardware Specific Tensorize Optimizations



Fig. 4. Overview of hardware-specific optimizations applied in DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794

Tensorize Example: Matrix Mult

- Nested loop parallelism (exploiting HW multi-thread hierarchy)
- Tiling & caching of data in (shared) memory while ensuring memory scope definition + atomic synchronization (if necessary)
- Lowering to hardware via ISA specification



(a) Gather and (b) scatter based thread arrangements.

Programming Massively Parallel Processors – David B. Kirk

Special abstraction in Tensorization to support Hardware Intrinsic



gemm8x8 = t.decl_tensor_intrin(y.op, gemm_intrin_lower)

Special abstraction in Tensorization to support Hardware Intrinsic

- Leverages the tensor expression language to explicitly declare the behaviour of the HW intrinsic and the lowering rule
- Enables integration of new intrinsic operations supported by custom accelerators, or hand-crafted micro-kernels
- Accepts inputs of arbitrary dimensions, matching to the data layout required by HW accelerator
- Decouples scheduling from specific hardware primitive (Halide scheduling primitive extended within TVM)



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.

Auto-tune: Optimizing Operator Kernels

Automated Schedule Optimizer

Goal: To find optimal operator implementation

- **1.** Schedule explorer develops search space by proposing promising new configurations based on factors such as (developer may define):
 - 1. Modifying loop order
 - 2. Optimizing for memory hierarchy
 - 3. Tiling size
 - 4. Loop unrolling factor
- 2. ML cost model predicts performance of a given configuration and is updated through repetitive benchmarking on hardware target with varied workloads

ML Based Cost Model

Via RPC interface with remote device over IP or cross-compiled target via JTAG and retrieve performance metrices



Table 1: Comparison of automation methods. Model bias refers to inaccuracy due to modeling.

TVM: An Automated End-to-End Optimizing Compiler for Deep Learning



Figure 2. Comparison of Traditional Auto-tuning and AutoTVM

https://tvm.apache.org/2018/10/03/auto-opt-all

ML Based Cost Model

- To approximate target hardware performance when considering candidate kernel designs
- GBT and TreeRNN based search to evaluate features: memory access count, memory buffer re-use ratio, loop structure [vectorized, unrolled, parallel], etc

```
Algorithm 1: Learning to Optimize Tensor Programs
Input : Transformation space S_e
Output : Selected schedule configuration s^*
\mathcal{D} \leftarrow \emptyset
while n_{trials} < max_n_{trials} do
    // Pick the next promising batch
    Q \leftarrow run parallel simulated annealing to collect candidates in S_e using energy function \hat{f}
     S \leftarrow run greedy submodular optimization to pick (1 - \epsilon)b-subset from Q by maximizing Equation 3
     S \leftarrow S \cup \{ Randomly sample \epsilon b candidates. \}
    // Run measurement on hardware environment
     for s in S do
         c \leftarrow f(q(e,s)); \mathcal{D} \leftarrow \mathcal{D} \cup \{(e,s,c)\}
     end
    // Update cost model
    update f using \mathcal{D}
    n trials \leftarrow n trials + b
end
s^* \leftarrow history best schedule configuration
```

More in Wednesday's talk: Learning to Optimize Tensor Programs

TVM vs Competitors: GPU, ARM Hardware Speed-up





Figure 14: GPU end-to-end evaluation for TVM, MXNet, Tensorflow, and Tensorflow XLA. Tested on the NVIDIA Titan X.

1.6X to 3.8X Speed-up compared to baselines

Figure 16: ARM A53 end-to-end evaluation of TVM and TFLite.

TFLite handcrafted kernels compared to TVM AutoTune

TVM vs ARM Compute Library Speed-up



Figure 19: End-to-end experiment results on Mali-T860MP4. Two data types, float32 and float16, were evaluated.

ARM Compute Library with ARMNN integration is ARM's optimized kernels for operator execution on their hardware targets (Cortex and Mali). TVM achieves 1.2X to 1.6X speedup on the Mali GPU with FP32 and FP16.



Fig. 2. The overview of commonly adopted design architecture of DL compilers.

The Deep Learning Compiler: A Comprehensive Survey https://arxiv.org/abs/2002.03794



Figure 2: System overview of TVM. The current stack supports descriptions from many deep learning frame-works and exchange formats, such as CoreML and ONNX, to target major CPU, GPU and specialized accelerators.

Discussion Questions

- 1. While TVM achieves best-in-class speed-up for inference time compared to baselines, is model accuracy preserved through the compilation?
- 2. The compiler platforms search for optimal kernels using the ML based cost technique to approximate the behaviour of a kernel on hardware. The true architecture of the accelerator is opaque.
 - a. Is this approach specific to an architecture and hence gated by code generators like LLVM/CUDA?
 - b. Can this technique be generalized across a family of chips that share an ISA, although microarchitecture could be different?
 - c. Can this technique be extended to explore optimal device assignment for distributed compute within a MPSoC. Eg: Xilinx Ultrascale with ARM Cortex-A, Cortex-R and Mali GPU core?
- 3. AutoTVM approach requires profiling on physical hardware, and feedback to tune cost function. To what extent can this system be augmented with virtual hardware to perform hardware-in-the-loop Auto-Tune?
- 4. Can TVM be included into training phase to provide feedback and develop an unconditionally stable model with guaranteed performance metrics at inference time?
 - Metrics: DC power cost, memory footprint, inference latency, accuracy preservation within tolerance