Chimera
Addresses some limitations of PRISC
Cache of “expfu” instructions (RFUOP)
Partial reconfiguration
Multi-cycle operations
More flexible PEs and routing?
Multiple inputs to a single RFUOP instruction.
Previous slide
Next slide
Back to first slide
View graphic version