Chimera Architecture

shadow reg file

risc core

memory bus

result bus

Instruction bus

Previous slide

Next slide

Back to first slide

View graphic version